English
Language : 

74HC4094D Datasheet, PDF (9/23 Pages) NXP Semiconductors – 8-stage shift-and-store bus register
◁
NXP Semiconductors
74HC4094; 74HCT4094
8-stage shift-and-store bus register
11. Dynamic characteristics
Table 7. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure 12.
Symbol Parameter Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max Min Max
Min
Max
74HC4094
tpd
propagation CP to QS1; see Figure 8 [1]
delay
VCC = 2.0 V
-
50 150 -
190
-
225 ns
VCC = 4.5 V
-
18 30
-
38
-
45 ns
VCC = 5 V; CL = 15 pF
-
15 -
-
-
-
-
ns
VCC = 6.0 V
-
14 26
-
33
-
38 ns
CP to QS2; see Figure 8 [1]
VCC = 2.0 V
-
44 135 -
170
-
205 ns
VCC = 4.5 V
-
16 27
-
34
-
41 ns
VCC = 5 V; CL = 15 pF
-
13 -
-
-
-
-
ns
VCC = 6.0 V
-
13 23
-
29
-
35 ns
CP to QPn; see Figure 8 [1]
VCC = 2.0 V
-
63 195 -
245
-
295 ns
VCC = 4.5 V
-
23 39
-
49
-
59 ns
VCC = 5 V; CL = 15 pF
-
20 -
-
-
-
-
ns
VCC = 6.0 V
-
18 33
-
42
-
50 ns
STR to QPn; see Figure 9 [1]
VCC = 2.0 V
-
58 180 -
225
-
270 ns
VCC = 4.5 V
-
21 36
-
45
-
54 ns
VCC = 5 V; CL = 15 pF
-
18 -
-
-
-
-
ns
VCC = 6.0 V
-
17 31
-
38
-
46 ns
ten
enable time OE to QPn; see Figure 11 [2]
VCC = 2.0 V
-
55 175 -
220
-
265 ns
VCC = 4.5 V
-
20 35
-
44
-
53 ns
VCC = 6.0 V
-
16 30
-
37
-
45 ns
tdis
disable time OE to QPn; see Figure 11 [3]
VCC = 2.0 V
-
41 125 -
155
-
190 ns
VCC = 4.5 V
-
15 25
-
31
-
38 ns
VCC = 6.0 V
-
12 21
-
26
-
32 ns
tt
transition QPn and QSn; see
[4]
time
Figure 8
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
-
19 75
-
95
-
110 ns
-
7 15
-
19
-
22 ns
-
6 13
-
16
-
19 ns
74HC_HCT4094
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 31 December 2012
© NXP B.V. 2012. All rights reserved.
9 of 23
 ▷