English
Language : 

PSMN3R0-30YL_09 Datasheet, PDF (5/14 Pages) NXP Semiconductors – N-channel TrenchMOS logic level FET
NXP Semiconductors
PSMN3R0-30YL
N-channel TrenchMOS logic level FET
6. Characteristics
Table 6. Characteristics
Symbol Parameter
Static characteristics
V(BR)DSS drain-source
breakdown voltage
VGS(th)
gate-source threshold
voltage
IDSS
IGSS
RDSon
drain leakage current
gate leakage current
drain-source on-state
resistance
RG
gate resistance
Dynamic characteristics
QG(tot)
total gate charge
QGS
QGS(th)
QGS(th-pl)
QGD
VGS(pl)
Ciss
Coss
Crss
td(on)
tr
td(off)
tf
gate-source charge
pre-threshold
gate-source charge
post-threshold
gate-source charge
gate-drain charge
gate-source plateau
voltage
input capacitance
output capacitance
reverse transfer
capacitance
turn-on delay time
rise time
turn-off delay time
fall time
Conditions
ID = 20 A; VGS = 0 V; Tj = 25 °C; tav= 100 ns
ID = 250 µA; VGS = 0 V; Tj = 25 °C
ID = 250 µA; VGS = 0 V; Tj = -55 °C
ID = 1 mA; VDS= VGS; Tj = 25 °C; see Figure 11
and 12
ID = 1 mA; VDS= VGS; Tj = 150 °C;
see Figure 12
ID = 1 mA; VDS= VGS; Tj = -55 °C;
see Figure 12
VDS = 30 V; VGS = 0 V; Tj = 25 °C
VDS = 30 V; VGS = 0 V; Tj = 150 °C
VGS = 16 V; VDS = 0 V; Tj = 25 °C
VGS = -16 V; VDS = 0 V; Tj = 25 °C
VGS = 4.5 V; ID = 15 A; Tj = 25 °C
VGS = 10 V; ID = 15 A; Tj = 150 °C;
see Figure 13
VGS = 10 V; ID = 15 A; Tj = 25 °C
f = 1 MHz
ID = 10 A; VDS = 12 V; VGS = 10 V;
see Figure 14 and 15
ID = 0 A; VDS = 0 V; VGS = 10 V
ID = 10 A; VDS = 12 V; VGS = 4.5 V;
see Figure 14
ID = 10 A; VDS = 12 V; VGS = 4.5 V;
see Figure 14 and 15
VDS = 12 V; see Figure 14 and 15
VDS = 12 V; VGS = 0 V; f = 1 MHz; Tj = 25 °C;
see Figure 16
VDS = 12 V; RL = 0.5 Ω; VGS = 4.5 V;
RG(ext) = 4.7 Ω
Min Typ Max Unit
35
-
-
V
30
-
-
V
27
-
-
V
1.3 1.7 2.15 V
0.65 -
-
V
-
-
2.45 V
-
-
1
µA
-
-
100 µA
-
-
100 nA
-
-
100 nA
-
3.04 4.04 mΩ
-
-
5.2 mΩ
-
2.19 3
mΩ
-
0.55 1.5 Ω
-
45.8 -
nC
-
43
-
nC
-
21
-
nC
-
7.02 -
nC
-
4.74 -
nC
-
2.28 -
nC
-
5.1 -
nC
-
2.37 -
V
-
2822 -
pF
-
615 -
pF
-
260 -
pF
-
34
-
ns
-
58
-
ns
-
50
-
ns
-
21
-
ns
PSMN3R0-30YL_3
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 03 — 28 December 2009
© NXP B.V. 2009. All rights reserved.
5 of 14