LPC1850_13 Datasheet, PDF(1/149 Page) NXP Semiconductors – 32-bit ARM Cortex-M3 MCU; up to 200 kB SRAM; Ethernet, two High-speed USB, LCD, and external memory controller

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LPC1850_13 Datasheet, PDF (1/149 Pages) NXP Semiconductors – 32-bit ARM Cortex-M3 MCU; up to 200 kB SRAM; Ethernet, two High-speed USB, LCD, and external memory controller

LPC1850/30/20/10

32-bit ARM Cortex-M3 MCU; up to 200 kB SRAM; Ethernet,

two High-speed USB, LCD, and external memory controller

Rev. 6.1 â 7 February 2013

Product data sheet

1. General description

The LPC1850/30/20/10 are ARM Cortex-M3 based microcontrollers for embedded

applications. The ARM Cortex-M3 is a next generation core that offers system

enhancements such as low power consumption, enhanced debug features, and a high

level of support block integration.

The LPC1850/30/20/10 operate at CPU frequencies of up to 180 MHz. The ARM

Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with

separate local instruction and data buses as well as a third bus for peripherals. The ARM

Cortex-M3 CPU also includes an internal prefetch unit that supports speculative

branching.

The LPC1850/30/20/10 include up to 200 kB of on-chip SRAM, a quad SPI Flash

Interface (SPIFI), a State Configurable Timer (SCT) subsystem, two High-speed USB

controllers, Ethernet, LCD, an external memory controller, and multiple digital and analog

peripherals.

2. Features and benefits

ï® Processor core

ïµ ARM Cortex-M3 processor, running at frequencies of up to 180 MHz.

ïµ ARM Cortex-M3 built-in Memory Protection Unit (MPU) supporting eight regions.

ïµ ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).

ïµ Non-maskable Interrupt (NMI) input.

ïµ JTAG and Serial Wire Debug, serial trace, eight breakpoints, and four watch points.

ïµ Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) support.

ïµ System tick timer.

ï® On-chip memory

ïµ 200 kB SRAM for code and data use.

ïµ Multiple SRAM blocks with separate bus access.

ïµ 64 kB ROM containing boot code and on-chip software drivers.

ïµ 32-bit One-Time Programmable (OTP) memory for general-purpose use.

ï® Clock generation unit

ïµ Crystal oscillator with an operating range of 1 MHz to 25 MHz.

ïµ 12 MHz internal RC oscillator trimmed to 1 % accuracy over temperature and

voltage.

ïµ Ultra-low power RTC crystal oscillator.

▷