M58WR016KU Datasheet, PDF (101/123 Pages) STMicroelectronics – 16- or 32-Mbit (×16, Mux I/O, Multiple Bank, Burst) 1.8 V supply Flash memories

M58WRxxxKU, M58WRxxxKL
Common Flash Interface
Table 45. Bank and Erase block region 1 information⁽¹⁾
M58WR016KU,
M58WR032KU,
M58WR064KU
M58WR016KL,
M58WR032KL,
M58WR064KL
Description
Offset
(P+1A)h = 53h
(P+1B)h = 54h
(P+1C)h = 55h
(P+1D)h = 56h
(P+1E)h = 57h
(P+1F)h = 58h
(P+20)h = 59h
(P+21)h = 5Ah
(P+22)h = 5Bh
(P+23)h = 5Ch
(P+24)h = 5Dh
(P+25)h = 5Eh
(P+26)h = 5Fh
(P+27)h = 60h
Data
03h⁽²⁾
07h⁽³⁾
0Fh⁽⁴⁾
00h
11h
00h
00h
01h
07h
00h
00h
01h
64h
00h
01h
03h
Offset
(P+1A)h = 53h
(P+1B)h = 54h
(P+1C)h = 55h
(P+1D)h = 56h
(P+1E)h = 57h
(P+1F)h = 58h
(P+20)h = 59h
(P+21)h = 5Ah
(P+22)h = 5Bh
(P+23)h = 5Ch
(P+24)h = 5Dh
(P+25)h = 5Eh
(P+26)h = 5Fh
(P+27)h = 60h
Data
01h
Number of identical banks within Bank Region 1
00h
Number of program or erase operations allowed in Bank
Region 1:
11h _{Bits 0-3: Number of simultaneous program operations}
Bits 4-7: Number of simultaneous erase operations
Number of program or erase operations allowed in other
banks while a bank in same region is programming
00h _{Bits 0-3: Number of simultaneous program operations}
Bits 4-7: Number of simultaneous erase operations
Number of program or erase operations allowed in other
banks while a bank in this region is erasing
00h _{Bits 0-3: Number of simultaneous program operations}
Bits 4-7: Number of simultaneous erase operations
Types of erase block regions in Bank Region 1
02h
n = number of erase block regions with contiguous same-
size erase blocks.
Symmetrically blocked banks have one blocking region.⁽⁵⁾
07h
00h ^{Bank Region 1 Erase Block Type 1 Information}
Bits 0-15: n+1 = number of identical-sized erase blocks
20h _{Bits 16-31: n×256 = number of bytes in erase block region}
00h
64h _{Bank Region 1 (Erase Block Type 1)}
00h ^{Minimum block erase cycles × 1000}
Bank Region 1 (Erase Block Type 1): bits per cell, internal
ECC
01h ^{Bits 0-3: bits per cell in erase region}
Bit 4: reserved for “internal ECC used”
BIts 5-7: reserved 5Eh 01 5Eh 01
Bank Region 1 (Erase Block Type 1): Page mode and
synchronous mode capabilities
Bit 0: Page-mode reads permitted
03h _{Bit 1: Synchronous reads permitted}
Bit 2: Synchronous writes permitted
Bits 3-7: reserved
101/123