DS90CR283 Datasheet, PDF (8/14 Pages) National Semiconductor (TI) – 28-Bit Channel Link-66 MHz

AC Timing Diagrams (Continued)
FIGURE 12. Seven Bits of LVDS in One Clock Cycle
DS012889-15
DS012889-16
FIGURE 13. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR283)
DS012889-17
FIGURE 14. Transmitter Powerdown Delay
FIGURE 15. Receiver Powerdown Delay
DS012889-18
www.national.com
8