DS90CR481 Datasheet, PDF (7/21 Pages) National Semiconductor (TI) – 48-Bit LVDS Channel Link SER/DES − 65 - 112 MHz

AC Timing Diagrams
FIGURE 1. “Worst Case” Test Pattern
Note 8: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
20009110
20009112
FIGURE 2. DS90CR481 (Transmitter) LVDS Output Load and Transition Times
20009130
FIGURE 3. DS90CR482 (Receiver) CMOS/TTL Output Load and Transition Times
20009114
FIGURE 4. DS90CR481 (Transmitter) Input Clock Transition Time
7
www.national.com