DS90CR481 Datasheet, PDF (18/21 Pages) National Semiconductor (TI) – 48-Bit LVDS Channel Link SER/DES − 65 - 112 MHz

DS90CR482 Pin Descriptions—Channel Link Receiver
Pin Name
RxINP
RxINM
RxOUT
RxCLKP
RxCLKM
RxCLKOUT
PLLSEL
DESKEW
PD
V_CC
GND
PLLV_CC
PLLGND
LVDSV_CC
LVDSGND
NC
I/O
Description
I
Positive LVDS differential data inputs.
I
Negative LVDS differential data inputs.
O
TTL level data outputs. In PowerDown (PD = Low) mode, receiver outputs are
forced to a Low state.
I
Positive LVDS differential clock input.
I
Negative LVDS differential clock input.
O
TTL level clock output. The rising edge acts as data strobe.
I
PLL range select. This pin must be tied to V_CC. NC or tied to Ground is reserved for
future use. (Note 10)
I
Deskew / Oversampling “on/off” select. When using the Deskew / Oversample
feature this pin must be tied to V_CC. Tieing this pin to ground disables this feature.
(Note 10) Deskew is only supported in the DC Balance mode.
I
TTL level input. When asserted (low input) the receiver outputs are Low. (Note 10)
I
Power supply pins for TTL outputs and digital circuitry. Bypass not required on Pins
6 and 77.
I
Ground pins for TTL outputs and digital circuitry.
I
Power supply for PLL circuitry.
I
Ground pin for PLL circuitry.
I
Power supply pin for LVDS inputs.
I
Ground pins for LVDS inputs.
No Connect. Make NO Connection to these pins - leave open.
Note 11: These receivers have input fail-safe bias circuitry to guarantee a stable receiver output for floating or terminated receiver inputs. Under test conditions
receiver inputs will be in a HIGH state. If the cable interconnect (media) are disconnected which results in floating/terminated inputs, the outputs will remain in the
last valid state.
Note 12: The DS90CR482 is design to automatically detect the DC Balance or non-DC Balance transmitted data from the DS90CR481 and deserialize the LVDS
data according to the define bit mapping.
www.national.com
18