DS90CR288A Datasheet, PDF (5/20 Pages) National Semiconductor (TI) – 28-Bit Channel Link-85MHz

ϨγʔόɾεΠονϯάಛੑ
ಛهͷͳ͍ݶΓɺਪ঑ಈ࡞ిిݯѹ͓Αͼಈ࡞Թ౓ൣғʹରͯ͠ద༻ɻ
Symbol
CLHT
CHLT
RSPos0
RSPos1
RSPos2
RSPos3
RSPos4
RSPos5
RSPos6
RSKM
RCOP
RCOH
RCOL
RSRC
RHRC
RCCD
RPLLS
RPDD
Parameter
CMOS/TTL Low-to-High Transition Time (Figure 3)
CMOS/TTL High-to-Low Transition Time (Figure 3)
Receiver Input Strobe Position for Bit 0 (Figure 15)
f ʹ 85 MHz
Receiver Input Strobe Position for Bit 1
Receiver Input Strobe Position for Bit 2
Receiver Input Strobe Position for Bit 3
Receiver Input Strobe Position for Bit 4
Receiver Input Strobe Position for Bit 5
Receiver Input Strobe Position for Bit 6
RxIN Skew Margin (Note 5) (Figure 16)
f ʹ 85 MHz
RxCLK OUT Period (Figure 6)
RxCLK OUT High Time (Figure 6)
f ʹ 85 MHz
RxCLK OUT Low Time (Figure 6)
RxOUT Setup to RxCLK OUT (Figure 6)
RxOUT Hold to RxCLK OUT (Figure 6)
RxCLK IN to RxCLK OUT Delay @ 25 ˆ , V_CC ʹ 3.3V (Note 6) (Figure 8)
Receiver Phase Lock Loop Set (Figure 10)
Receiver Powerdown Delay (Figure 13)
Min
0.49
2.17
3.85
5.53
7.21
8.89
10.57
290
11.76
4
3.5
3.5
3.5
5.5
Typ
2
1.8
0.84
2.52
4.20
5.88
7.56
9.24
10.92
T
5
5
7
Max
3.5
3.5
1.19
2.87
4.55
6.23
7.91
9.59
11.27
50
6.5
6
9.5
10
1
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
ns
ns
ns
ns
ns
ns
ms
Жs
Note 5:
ϨγʔόɾεΩϡʔɾϚʔδϯ͸ϨγʔόೖྗͰͷαϯϓϦϯάʹඞཁͳ༗ޮσʔλൣғͱఆٛ͞Ε·͢ɻ ͜ͷϚʔδϯ͸τϥϯεϛολɾύϧεɾϙδγϣϯ
(TPPos minͱmax)ͱϨγʔόͷೖྗηοτΞοϓ / ϗʔϧυɾλΠϜ ( ಺෦σʔλɾαϯϓϦϯά௕ʵ RSPos) ʹΑΓಋ͖ग़͞Ε͍ͯ·͢ɻ͜ͷϚʔδϯ͸ LVDS
഑ઢεΩϡʔɺέʔϒϧɾεΩϡʔ ( λΠϓͱ௕͞ʹΑΓҟͳΓ·͢ )ͱιʔεɾΫϩοΫ (150ps) ʹΑΓݮগ͠·͢ɻ
Note 6: νϟωϧϦϯΫɾνοϓηοτશମͰͷϨΠςϯγ͸ɺΫϩοΫपظɺ͓Αͼτϥϯεϛολ (TCCD) ͱϨγʔό (RCCD) ͷήʔτɾσΟϨΠͷؔ਺ͱͯ͠ද͞Ε·
͢ɻτϥϯεϛολDS90CR217/287ͱϨγʔόDS90CR218A/288AͷϨΠςϯγͷ߹ܭ͸ɺTΛΫϩοΫप͖ͱͨ͠ͱظɺ(TʴTCCD)ʴ(2*TʴRCCD)ͱͳΓ·͢ɻ
AC λΠϛϯάਤ
FIGURE 1. “Worst CaseʡTest Pattern
FIGURE 2. DS90CR287 (Transmitter) LVDS Output Load and Transition Times
5
http://www.national.com/JPN/