|
DS90CR288A Datasheet, PDF (11/20 Pages) National Semiconductor (TI) – 28-Bit Channel Link-85MHz | |||
|
◁ |
AC λΠÏϯάਤ ( ÍÍ®Í)
C ᴷηοÏÎÎ¿Ï / ÏÊϧÏ
É¾Î»Î Ï ( ಺෦ÏÊλɾαϯÏϦϯά௠) ͸ Rspos (ϨγÊÏà³à¾ÎµÏÏ©ÊÏɾÏδγϣϯ ) min ͱ max Í´ÎÎà°ÙÍÎÎ͢ɻ
Tppos á´·ÏϥϯεÏολà¥à¾ÏϧεɾÏδγϣϯ (minͱ max)
RSKM ʾÎÊÏϧɾεΩϡÊʴιÊεɾΫϩοΫɾδολ ( à¿à¬Í¢Î 2 Î«Ï©Î¿Î«Ø ) (Note 7) Ê´ ISI ( ఻ૹ೾ׯÜব ) (Note 8)
ÎÊÏϧɾεΩϡÊᴷ௨ৠ10 Ê 40ps/300mmɺÎÊÏϧʹÎÎÒͳÎÎ͢ɻ
Note 7: δολ͸ 85MHz Í° 150ps ÒԼɻ
Note 8: ISI ͸಺෦à´àª¢Í´ÎÎÎ͢ɻ
FIGURE 16. Receiver LVDS Input Skew Margin
DS90CR287 MTD56 (TSSOP) ÏοÎÊδàºà¢ àªà»ÊµÎ½ÏÏϧɾϦϯΫɾÏϥϯεÏολ
àºà¢ à»
TxIN
TxOUT Ê´
TxOUT ʵ
TxCLK IN
I/O No.
I 28
O4
O4
I1
TxCLK OUT Ê´ O 1
TxCLK OUT ʵ O 1
PWR DOWN I 1
VCC
GND
PLL VCC
PLL GND
LVDS VCC
LVDS GND
I4
I5
I1
I2
I1
I3
TTL ϨÏϧà³à¾É»
àªà»
à©Í· LVDS à ©à²ÏÊλà¥à¾
à·Í· LVDS à ©à²ÏÊλà¥à¾
TTLϨÏϧͷΫϩοΫà³à¾É»à½±Íªà§ÍÎΤοδÍÏÊλà¤Îà ÎÍ´à¢à¼»ÍÎÎ͢ɻàºà¢ à»Í¸ TxCLK
IN Ͱ͢ɻʮÎÏϦÎÊγϣϯà§à¹Ê¯Îà¢à¦°Í ͯԼÍÍÉ»
à©Í· LVDS à ©à²Î«Ï©Î¿Î«à¥à¾
à·Í· LVDS à ©à²Î«Ï©Î¿Î«à¥à¾
TTLϨÏϧà³à¾É»à³à¾Í Low Í´ÎαÊÏÍÎÎͱɺà¥à¾Í¸ TRI-STATE ʹͳÎɺÏÏ«Êɾμ΢ϯà£Í´
௿ిྲྀͱͳÎÎ͢ɻʮÎÏϦÎÊγϣϯà§à¹Ê¯Îà¢à¦°Í ͯԼÍÍÉ»
TTL à³à¾à¼»Í·à°¿Ý¯Ïϯ
TTL à³à¾à¼»Í·Î¬Ï¥Î¢Ï¯Ï
ɾÏϯ
PLL ༻ͷిݯÏϯ
PLL ༻ͷάϥ΢ϯÏ
ɾÏϯ
LVDS à¥à¾à¼»Í·à°¿Ý¯Ïϯ
LVDS à¥à¾à¼»Í·Î¬Ï¥Î¢Ï¯Ï
ɾÏϯ
DS90CR287 SLC64A (FBGA) ÏοÎÊδàºà¢ à½à»¿ÊµÎ½ÏÏϧɾϦϯΫɾÏϥϯεÏολ
àºà¢ à»
I/O No.
àªà»
TxIN
I 28 TTL ϨÏϧà³à¾É»
TxOUT Ê´
O 4 à©Í· LVDS à ©à²ÏÊλà¥à¾
TxOUT ʵ
O 4 à·Í· LVDS à ©à²ÏÊλà¥à¾
TxCLK IN
I 1 TTL ϨÏϧͷΫϩοΫà³à¾É» ཱͪà§ÍÎΤοδÍÏÊλà¤Îà ÎÍ´à¢à¼»ÍÎÎ͢ɻ àºà¢ à»Í¸ TxCLK
IN Ͱ͢ɻʮÎÏϦÎÊγϣϯà§à¹Ê¯Îà¢à¦°Í ͯԼÍÍÉ»
TxCLK OUT Ê´ O 1 à©Í· LVDS à ©à²Î«Ï©Î¿Î«à¥à¾
TxCLK OUT ʵ O 1 à·Í· LVDS à ©à²Î«Ï©Î¿Î«à¥à¾
PWR DOWN
VCC
GND
I 1 TTL ϨÏϧà³à¾É» à³à¾Í Low Í´ÎαÊÏÍÎÎͱɺà¥à¾Í¸ TRI-STATE ʹͳÎɺÏÏ«Êɾμ΢ϯà£
ʹ௿ిྲྀͱͳÎÎ͢ɻʮÎÏϦÎÊγϣϯà§à¹Ê¯Îà¢à¦°Í ͯԼÍÍÉ»
I 4 TTL à³à¾à¼»Í·à°¿Ý¯Ïϯ
I 5 TTL à³à¾à¼»Í·Î¬Ï¥Î¢Ï¯Ï
ɾÏϯ
11
http://www.national.com/JPN/
|
▷ |