English
Language : 

LP3941A Datasheet, PDF (3/32 Pages) National Semiconductor (TI) – Cellular Phone Power Management Unit
Pin Description
Pin #
Name
I/O
1
N/C
-
2
AGND3
G
3
VO8
O
4
IN5
I
5
VO9
O
6
VO10
O
7
IN6
I
8
VO11
O
9
DGND
G
10
VO3
O
11
IN2
I
12
VO2
O
13
IN1
I
14
VO1
O
15
PS-HOLD
I
16
BU_BAT
I
17
VRTC
O
18
IN (COMP1)
I
19
OUT (COMP1)
O
20
AGND1
G
21
IN (COMP2)
I
22
OUT (COMP2)
O
23
REF-BYP
I
24
VO7
O
25
VO6-EN
I
26
IN4
I
27
VO6
O
28
VO5
O
29
IN3
I
30
VO4
O
31
BSNS
I
32
ON
O
33
BATTSENSE
I
34
Drive
O
35
BATT
O
36
VO5-EN
I
37
RTC_ALARM
I
38
ON
I
39
HF_PWR
I
40
CHG_IN
I
41
ISENSE
O
42
RESET
O
Type
-
G
A
P
A
A
P
A
G
A
P
A
P
A
D
A
A
A
A
G
A
A
A
A
D
P
A
A
P
A
A
OD
A
A
A
D
D
D
D
P
A
OD
Description
Not used. Connect to ground.
Analog ground pin.
LDO 8 Output
Input power terminal to LDO’s. Must be connected to IN1–4 and IN6.
LDO 9 output.
LDO 10 output.
Input power terminal to LDO’s. Must be connected to IN1–5.
LDO 11 output.
Ground pin.
LDO 3 output.
Input power terminal to LDO’s. Must be connected to IN1 and IN3–6.
LDO 2 output.
Input power terminal to LDO’s. Must be connected to IN2–6.
LDO 1 output.
Active low off key initiated by the micro controller.
Back-up battery connection.
RTC_LDO output.
Non-inverting inout of the comparator 1.
Output of the comparator 1.
Analog ground pin.
Non-inverting input of the comparator 2.
Output of the comparator 2.
Reference bypass capacitor.
LDO 7 output.
LDO 6 on/off pin. Internal pull-down resistor of 1 MΩ.
Input power terminal to LDO’s. Must be connected to IN1–3 and IN5–6.
LDO 6 output.
LDO 5 output.
Input power terminal to LDO’s. Must be connected to IN1–2 and IN4–6.
LDO 4 output.
Main battery ID resistor connection.
Inverted open drain output signal of the ON input. Pulled low when ON is
pulled high and open drain when ON is pulled low. There is no significant
delay between the ON signal going high and ON pin going low. The delay
between ON signal going low and ON pin is determined by the pull up current
and capacitance connected to this pin.
Battery voltage sense pin. Should be connected as close to the battery’s +
terminal as possible.
Gate drive to the external MOSFET.
Battery supply input terminal. Must have 10 µF ceramic capacitor to GND.
LDO 5 on/off pin. Internal pull down resistor of 1 MΩ.
RTC_ALARM input.
Active high power On/Off key. This pin is pulled to GND by an internal 200
kΩ resistor.
Active high Hands Free connection signal. This pin has an internal 200 kΩ
pull down resistor.
Charger input from a current limited power source. Must have a 1 µF ceramic
capacitor to GND.
Charge current sense resistor.
Reset output. Active low. (See Power Up Timing Diagram.)
3
www.national.com