LM1291 Datasheet, PDF(3/12 Page) National Semiconductor (TI) – Video PLL System for Continuous-Sync Monitors

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LM1291 Datasheet, PDF (3/12 Pages) National Semiconductor (TI) – Video PLL System for Continuous-Sync Monitors

◁

Electrical Characteristics See Test Circuit (Figure 2) TA e 25 C VCC e 12V (Continued)

Parameter

Conditions

Typical

(Note 6)

Limit

(Note 7)

Units

H Drive duty cycle control

DC input 0V â 4V 30% â 70%

gain

allowed

TH V

H Drive Phase control gain

(Note 9)

PD1 Phase detector leakage current

a VCO input bias current (Pin 28)

mA (max)

H Drive low level output voltage

(Pin 20)

IOL e 100 mA

V (max)

H Drive EN low level input voltage

(Pin 15)

H Drive output active

V (max)

H Drive EN high level input voltage

(Pin 15)

H Drive output open (unlatched)

V (min)

X-ray Shutdown threshold voltage

(Pin 16)

Above threshold

H Drive Output Open (Latched)

1 72

1 65

V (min)

V(max)

H HV Sync out

H HV in vs Comp Video in

propagation delay change

Clamp Pulse width

(back porch) RSET e 15k VSET e 0V

(back porch) RSET e 15k VSET e 1 5V

(sync tip) RSET e 15k VSET e 4V

Clamp Pulse Delay

(back porch) Trailing edge H HV Sync In

to leading edge clamp pulse

(sync tip) Leading edge H HV Sync In

to leading edge clamp pulse

0 025 TH

Internal Ref voltage at pin 6

No load

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur

Note 2 Operating Ratings indicate conditions for which the device is functional but do not guarantee specific performance limits For guaranteed specifications

and test conditions see the Electrical Characteristics The guaranteed specifications apply only for the test conditions listed Some performance characteristics

may degrade when the device is not operated under the listed test conditions

Note 3 All voltages are measured with respect to GND unless otherwise specified

Note 4 The maximum power dissipation must be derated at elevated temperatures and is dictated by TJmax iJA and the ambient temperature TA The maximum

allowable power dissipation at any elevated temperature is PD e (TJmax b TA) iJA or the number given in the Absolute Maximum Ratings whichever is lower For

this device TJmax e 150 C The typical thermal resistance (iJA) of these parts when board mounted follow LM1291N 50 C W

Note 5 Human Body model 100 pF capacitor discharged through a 1 5 kX resistor

Note 6 Typicals are at TA e TJ e 25 C and represent most likely parametric norm

Note 7 Tested limits are guaranteed to Nationalâs AOQL (Average Outgoing Quality Level)

Note 8 Measured with HP 53310A Modulation Domain Analyzer 50 ms sample window

J Note 9 Phase limits b0 15 k w k 0 35 b tDFB

expressed as a fraction of the horizontal period TH where tDFB is the horizontal output transistor turn-off

delay from the rising edge of H Drive to the FBP peak A positive phase value represents a phase lead of the FBP peak with reference to the leading edge of H

sync

▷