English
Language : 

DS99R101 Datasheet, PDF (3/24 Pages) National Semiconductor (TI) – 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
Symbol
Parameter
Conditions
Pin/Freq.
VOD
Output Differential Voltage RL = 100Ω
(DOUT+)–(DOUT−)
VODSEL = L (Figure 10)
Tx: DOUT+, DOUT−
RL = 100Ω
VODSEL = H (Figure 10)
ΔVOD
Output Differential Voltage
Unbalance
RL = 100Ω
VOS
ΔVOS
IOS
Offset Voltage
Offset Voltage Unbalance
Output Short Circuit Current
RL = 100Ω
RL = 100Ω
DOUT = 0V, DIN = H,
TPWDNB, DEN = 2.4V,
VODSEL = L
DOUT = 0V, DIN = H,
TPWDNB, DEN = 2.4V,
VODSEL = H
IOZ
TRI-STATE Output Current TPWDNB, DEN = 0V,
DOUT = 0V or 2.4V
SER/DES SUPPLY CURRENT (DVDD*, PVDD* and AVDD* pins) *Digital, PLL, and Analog VDDs
IDDT
Serializer (Tx)
Total Supply Current
(includes load current)
RL = 100Ω
VODSEL = L
Checker-board pattern (Figure 1)
f = 40 MHz
RL = 100Ω
VODSEL = H
Checker-board pattern (Figure 1)
f = 40 MHz
IDDTZ
Serializer (Tx)
TPWDNB = 0V
Supply Current Power-down (All other LVCMOS Inputs = 0V)
IDDR
Deserializer (Rx)
Total Supply Current
(includes load current)
CL = 8 pF LVCMOS Output
Checker-board pattern
(Figure 2)
f = 40 MHz
Deserializer (Rx)
Total Supply Current
(includes load current)
CL = 8 pF LVCMOS Output
Random pattern
f = 40 MHz
IDDRZ
Deserializer (Rx)
Supply Current Power-down
RPWDNB = 0V
(All other LVCMOS Inputs = 0V,
RIN+/ RIN- = 0V)
Min Typ Max Units
250 400 600 mV
450 750 1200 mV
4 50 mV
1.00 1.25 1.50 V
1 50 mV
−2 −5 −8 mA
−7 −10 −13 mA
−15 ±1 +15 µA
40 80 mA
40 85 mA
1 100 µA
95 mA
90 mA
1 50 µA
3
www.national.com