DS91C176_08 Datasheet, PDF (3/14 Pages) National Semiconductor (TI) – 100 MHz Single Channel M-LVDS Transceivers

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage, V_CC
Control Input Voltages
Driver Input Voltage
Driver Output Voltages
−0.3V to +4V
−0.3V to (V_CC + 0.3V)
−0.3V to (V_CC + 0.3V)
−1.8V to +4.1V
Receiver Input Voltages
−1.8V to +4.1V
Receiver Output Voltage
−0.3V to (V_CC + 0.3V)
Maximum Package Power Dissipation at +25°C
SOIC Package
833 mW
Derate SOIC Package
6.67 mW/°C above +25°C
Thermal Resistance
 θ_JA
150°C/W
 θ_JC
Maximum Junction Temperature
63°C/W
150°C
Storage Temperature Range
−65°C to +150°C
Lead Temperature
(Soldering, 4 seconds)
260°C
ESD Ratings:
(HBM 1.5kΩ, 100pF)
(EIAJ 0Ω, 200pF)
(CDM 0Ω, 0pF)
≥ 8 kV
≥ 250 V
≥ 1000 V
Recommended Operating
Conditions
Min Typ Max Units
Supply Voltage, V_CC
Voltage at Any Bus Terminal
3.0 3.3 3.6 V
−1.4
+3.8 V
 (Separate or Common-Mode)
Differential Input Voltage V_ID
LVTTL Input Voltage High V_IH 2.0
LVTTL Input Voltage Low V_IL
0
Operating Free Air
2.4 V
V_CC V
0.8 V
Temperature T_A
−40 +25 +85 °C
Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 2, 3, 4, 8)
Symbol
Parameter
Conditions
Min Typ
M-LVDS Driver
|V_AB|
ΔV_AB
Differential output voltage magnitude
Change in differential output voltage magnitude
between logic states
R_L = 50Ω, C_L = 5pF
Figure 2 and Figure 4
480
−50 0
V_OS(SS)
|ΔV_OS(SS)|
Steady-state common-mode output voltage
Change in steady-state common-mode output
voltage between logic states
R_L = 50Ω, C_L = 5pF
Figure 2 and Figure 3
0.3 1.8
0
V_OS(PP)
V_A(OC)
V_B(OC)
V_P(H)
V_P(L)
Peak-to-peak common-mode output voltage
Maximum steady-state open-circuit output voltage
Maximum steady-state open-circuit output voltage
Voltage overshoot, low-to-high level output
Voltage overshoot, high-to-low level output
(V_OS(PP) @ 500KHz clock)
Figure 5
R_L = 50Ω, C_L = 5pF, C_D = 0.5pF
Figure 7 and Figure 8 (Note 9)
135
0
0
−0.2V_S
S
I_IH
High-level input current (LVTTL inputs)
V_IH = 2.0V
-15
I_IL
Low-level input current (LVTTL inputs)
V_IL = 0.8V
-15
V_IKL
Input Clamp Voltage (LVTTL inputs)
I_IN = -18mA
-1.5
I_OS
Differential short-circuit output current
Figure 6
-43
M-LVDS Receiver
V_IT+
Positive-going differential input voltage threshold See Function Tables
Type 1
20
Type 2
94
V_IT−
Negative-going differential input voltage threshold See Function Tables
Type 1 −50 20
Type 2 50 94
V_OH
High-level output voltage (LVTTL output)
I_OH = −8mA
V_OL
Low-level output voltage (LVTTL output)
I_OL = 8mA
I_OZ
TRI-STATE output current
V_O = 0V or 3.6V
I_OSR
Short-circuit receiver output current (LVTTL output) V_O = 0V
2.4 2.7
0.28
−10
-48
Max Units
650 mV
+50 mV
2.1
V
+50 mV
mV
2.4
V
2.4
V
1.2V_SS V
V
15
μA
15
μA
V
43 mA
50 mV
150 mV
mV
mV
V
0.4
V
10
μA
-90 mA
3
www.national.com