English
Language : 

THS4500-EP Datasheet, PDF (27/38 Pages) National Semiconductor (TI) – WIDEBAND, LOW-DISTORTION, FULLY DIFFERENTIAL AMPLIFIER
THS4500-EP
www.ti.com
SLOS832 – JUNE 2013
SAVING POWER WITH POWER-DOWN
FUNCTIONALITY
The THS4500 family of fully differential amplifiers
contains devices that come with and without the
power-down option. Even-numbered devices have
power-down capability, which is described in detail
here.
The power-down pin of the amplifiers defaults to the
positive supply voltage in the absence of an applied
voltage (that is, an internal pull-up resistor is present),
putting the amplifier in the power-on mode of
operation. To turn off the amplifier in an effort to
conserve power, the power-down pin can be driven
towards the negative rail. The threshold voltages for
power-on and power-down are relative to the supply
rails and given in the specification tables. Above the
enable threshold voltage, the device is on. Below the
disable threshold voltage, the device is off. Behavior
between these threshold voltages is not specified.
etc.). Use of the intercept point, rather than strictly the
intermodulation distortion, allows for simpler system-
level calculations. Intercept points, like noise figures,
can be easily cascaded back and forth through a
signal chain to determine the overall receiver chain
intermodulation distortion performance. The
relationship between intermodulation distortion and
intercept point is depicted in Figure 109 and
Figure 110.
PO PO
∆fc = fc − f1
∆fc = f2 − fc
IMD3 = PS − PO
Note that this power-down functionality is just that;
the amplifier consumes less power in power-down
mode. The power-down mode is not intended to
provide a high-impedance output. In other words, the
power-down functionality is not intended to allow use
as a 3-state bus driver. When in power-down mode,
the impedance looking back into the output of the
amplifier is dominated by the feedback and gain
setting resistors.
The time delays associated with turning the device on
and off are specified as the time it takes for the
amplifier to reach 50% of the nominal quiescent
current. The time delays are on the order of
microseconds because the amplifier moves in and out
of the linear mode of operation in these transitions.
PS
PS
fc − 3∆f f1 fc f2 fc + 3∆f
f − Frequency − MHz
Figure 109. 2-Tone and 3rd-Order
Intermodulation Products
POUT
(dBm)
1X
LINEARITY: DEFINITIONS, TERMINOLOGY,
OIP3
CIRCUIT TECHNIQUES, AND DESIGN
TRADEOFFS
The THS4500 family of devices features
unprecedented distortion performance for monolithic
fully differential amplifiers. This section focuses on
the fundamentals of distortion, circuit techniques for
reducing nonlinearity, and methods for equating
distortion of fully differential amplifiers to desired
linearity specifications in RF receiver chains.
Amplifiers are generally thought of as linear devices.
In other words, the output of an amplifier is a linearly
scaled version of the input signal applied to it. In
reality, however, amplifier transfer functions are
nonlinear. Minimizing amplifier nonlinearity is a
primary design goal in many applications.
Intercept points are specifications that have long
been used as key design criteria in the RF
communications world as a metric for the
intermodulation distortion performance of a device in
the signal chain (for example, amplifiers, mixers,
PO
IMD3
IIP3
3X
PIN
(dBm)
PS
Figure 110. Graphical Representation of 2-Tone
and 3rd-Order Intercept Point
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Links: THS4500-EP