NP36P06SLG Datasheet, PDF (2/7 Pages) NEC – MOS FIELD EFFECT TRANSISTOR SWITCHING P-CHANNEL POWER MOSFET

NP36P06SLG
ELECTRICAL CHARACTERISTICS (TA = 25°C)
CHARACTERISTICS
SYMBOL
TEST CONDITIONS
Zero Gate Voltage Drain Current
Gate Leakage Current
Gate to Source Cut-off Voltage
Forward Transfer Admittance ^Note
Drain to Source On-state Resistance ^Note
Input Capacitance
IDSS
IGSS
VGS(off)
| yfs |
RDS(on)1
RDS(on)2
Ciss
VDS = −60 V, VGS = 0 V
VGS = m20 V, VDS = 0 V
VDS = −10 V, ID = −1 mA
VDS = −10 V, ID = −18 A
VGS = −10 V, ID = −18 A
VGS = −4.5 V, ID = −18 A
VDS = −10 V,
Output Capacitance
Coss
VGS = 0 V,
Reverse Transfer Capacitance
Turn-on Delay Time
Crss
td(on)
f = 1 MHz
VDD = −30 V, ID = −18 A,
Rise Time
tr
VGS = −10 V,
Turn-off Delay Time
td(off)
RG = 0 Ω
Fall Time
Total Gate Charge
tf
QG
VDD = −48 V,
Gate to Source Charge
QGS
VGS = −10 V,
Gate to Drain Charge
Body Diode Forward Voltage ^Note
Reverse Recovery Time
Reverse Recovery Charge
QGD
VF(S-D)
trr
Qrr
ID = −36 A
IF = −36 A, VGS = 0 V
IF = −36 A, VGS = 0 V,
di/dt = 100 A/μs
Note Pulsed test PW ≤ 350 μs, Duty Cycle ≤ 2%
MIN.
−1.0
12
TYP.
−2.0
24
27
3200
350
205
7
12
190
110
52
6.9
15
46
75
MAX.
−10
m10
−2.5
30
40
1.2
UNIT
μA
μA
V
S
mΩ
mΩ
pF
pF
pF
ns
ns
ns
ns
nC
nC
nC
V
ns
nC
TEST CIRCUIT 1 AVALANCHE CAPABILITY
D.U.T.
RG = 25 Ω
L
PG.
50 Ω
VDD
VGS = −20 → 0 V
−
IAS ^BVDSS
VDS
ID
VDD
Starting Tch
TEST CIRCUIT 2 SWITCHING TIME
D.U.T.
RG
PG.
VGS(−)
0
τ
τ = 1 μs
Duty Cycle ≤ 1%
RL
VDD
VGS(−)
VGS
Wave Form
0 ^10%
VDS(−)
90%
VDS
VDS
Wave Form ⁰
td(on)
VGS
90%
90%
10% 10%
tr td(off)
tf
ton
toff
TEST CIRCUIT 3 GATE CHARGE
D.U.T.
IG = −2 mA
RL
PG.
50 Ω
VDD
2
Data Sheet D18008EJ5V0DS