74HC4052D-T Datasheet, PDF (4/28 Pages) NXP Semiconductors – Dual 4-channel analog multiplexer/demultiplexer

NXP Semiconductors
74HC4052; 74HCT4052
Dual 4-channel analog multiplexer/demultiplexer
6. Pinning information
6.1 Pinning
74HC4052
74HCT4052
2Y0 1
2Y2 2
2Z 3
2Y3 4
2Y1 5
E6
V_EE 7
GND 8
16 V_CC
15 1Y2
14 1Y1
13 1Z
12 1Y0
11 1Y3
10 S0
9 S1
001aah822
Fig 5. Pin configuration for DIP16, SO16 and
(T)SSOP16
terminal 1
index area
74HC4052
74HCT4052
2Y2 2
2Z 3
2Y3 4
2Y1 5
E6
V_EE 7
V_CC(1)
15 1Y2
14 1Y1
13 1Z
12 1Y0
11 1Y3
10 S0
001aah823
Transparent top view
(1) The die substrate is attached to this pad using
conductive die attach material. It can not be used as
supply pin or input.
Fig 6. Pin configuration for DHVQFN16
6.2 Pin description
Table 2.
Symbol
2Y0
2Y2
2Z
2Y3
2Y1
E
V_EE
GND
S1
S0
1Y3
1Y0
1Z
1Y1
1Y2
V_CC
Pin description
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Description
independent input or output 2Y0
independent input or output 2Y2
common input or output 2
independent input or output 2Y3
independent input or output 2Y1
enable input (active LOW)
negative supply voltage
ground (0 V)
select logic input 1
select logic input 0
independent input or output 1Y3
independent input or output 1Y0
common input or output 1
independent input or output 1Y1
independent input or output 1Y2
positive supply voltage
74HC_HCT4052
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 11 May 2011
© NXP B.V. 2011. All rights reserved.
4 of 28