MC88PL117 Datasheet, PDF (4/11 Pages) Motorola, Inc – CMOS PLL CLOCK DRIVER

MC88PL117
Explanation of Programmable Frequency Configurations
The MC88PL117 has six different output frequency
configurations. Figures 1 to 6 graphically depict these output
configurations. There are also three feedback frequency
options, which yields a total of 18 unique input–to–output
frequency configurations. All configurations use ‘Q’ as the
system frequency frame of reference. Therefore all output
and feedback frequencies are referenced as a multiple of Q.
Figures 1 to 6 also indicate the input levels of OPT0, OPT1,
and OPT2 for each of the eight output configurations. The
input levels of MULT0 and MULT1 are varied in these figures
to represent the different feedback (multiplication)
frequencies. The frequency of the phase shift output, Q∅, is
also indicated in the figures. Tables 1. and 2. lists all 18
input/output frequency configurations. Table 3. gives the Q∅
phase shift increments.
H
H
L
Q/2 In (40MHz)
L
L
L
L
H
L
L
H
MC88PL117
FIL
OE/MR
PLL_EN
REF_SEL
SYNC0
SYNC1
FEEDBACK
OPT2
OPT1
OPT0
∅2
∅1
∅0
MULT1
MULT0
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q10
Q11
Q12
Q13
Q∅
QFEED
LOCK
2X_Q (120MHz)
2X_Q (120MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
0° Phase Shift at 60MHz
H
H
L
Q/4 In (20MHz)
L
L
H
H
H
H
L
L
MC88PL117
FIL
OE/MR
PLL_EN
REF_SEL
SYNC0
SYNC1
FEEDBACK
OPT2
OPT1
OPT0
∅2
∅1
∅0
MULT1
MULT0
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q10
Q11
Q12
Q13
Q∅
QFEED
LOCK
2X_Q (120MHz)
2X_Q (120MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q/2 (30MHz)
Q/2 (30MHz)
Q/2 (30MHz)
Q/2 (30MHz)
Q/2 (30MHz)
Q/2 (30MHz)
Q/2 (30MHz)
Q/2 (30MHz)
0° Phase Shift at 30MHz
Figure 1. Output Frequency Configuration 1
(OPT0 = L, OPT1 = L, OPT2 = L
Q/2 Input Frequency, MULT0 = H, MULT1 = L)
Figure 2. Output Frequency Configuration 2
(OPT0 = H, OPT1 = L, OPT2 = L
Q/4 Input Frequency, MULT0 = L, MULT1 = L)
H
H
L
Q/2 In (30MHz)
L
H
L
L
H
L
L
H
MC88PL117
FIL
OE/MR
PLL_EN
REF_SEL
SYNC0
SYNC1
FEEDBACK
OPT2
OPT1
OPT0
∅2
∅1
∅0
MULT1
MULT0
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q10
Q11
Q12
Q13
Q∅
QFEED
LOCK
2X_Q (120MHz)
2X_Q (120MHz)
2X_Q (120MHz)
2X_Q (120MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
0° Phase Shift at 60MHz
Figure 3. Output Frequency Configuration 3
(OPT0 = L, OPT1 = H, OPT2 = L
Q/2 Input Frequency, MULT0 = H, MULT1 = L)
H
H
L
Q/2 In (30MHz)
L
H
H
L
H
L
L
H
MC88PL117
FIL
OE/MR
PLL_EN
REF_SEL
SYNC0
SYNC1
FEEDBACK
OPT2
OPT1
OPT0
∅2
∅1
∅0
MULT1
MULT0
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q10
Q11
Q12
Q13
Q∅
QFEED
LOCK
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
Q (60MHz)
0° Phase Shift at 60MHz
Figure 4. Output Frequency Configuration 4
(OPT0 = H, OPT1 = H, OPT2 = L
Q/2 Input Frequency, MULT0 = H, MULT1 = L)
MOTOROLA
4
TIMING SOLUTIONS
BR1333 — Rev 6