M306V5ME Datasheet, PDF (98/262 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

MITSUBISHI MICROCOMPUTERS
M306V5ME-XXXSP
M306V5EESP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
2.11.2 Clock Synchronous Serial I/O Mode
The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 2.11.2
and 2.11.3 list the specifications of the clock synchronous serial I/O mode. Figures 2.11.15 and 2.11.16
show the UARTi transmit/receive mode register in clock synchronous serial I/O mode.
Table 2.11.2 Specifications of clock synchronous serial I/O mode (1)
Item
Specification
Transfer data format
• Transfer data length: 8 bits
Transfer clock
• When internal clock is selected (bit 3 at addresses 03A016, 037816 = “0”) :
fi/ 2(n+1) (Note 1) fi = f1, f8, f32
• When external clock is selected (bit 3 at addresses 03A016, 037816 = “1”) :
Input from CLKi pin
Transmission start condition • To start transmission, the following requirements must be met:
_ _{Transmit enable bit (bit 0 at addresses 03A516, 037D16) = “1”}
_ _{Transmit buffer empty flag (bit 1 at addresses 03A516, 037D16) = “0”}
• Furthermore, if external clock is selected, the following requirements must
also be met:
_ _{CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) = “0”:}
CLKi input level = “H”
_ _{CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) = “1”:}
CLKi input level = “L”
Reception start condition
• To start reception, the following requirements must be met:
_ _{Receive enable bit (bit 2 at addresses 03A516, 037D16) = “1”}
_ _{Transmit enable bit (bit 0 at addresses 03A516, 037D16) = “1”}
_ _{Transmit buffer empty flag (bit 1 at addresses 03A516, 037D16) = “0”}
• Furthermore, if external clock is selected, the following requirements must
also be met:
_ _{CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) = “0”:}
CLKi input level = “H”
_ _{CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) = “1”:}
CLKi input level = “L”
Interrupt request
generation timing
• When transmitting
_ _{Transmit interrupt cause select bit (bit 0 at address 03B016, bit 4 at}
address 037D16) = “0”: Interrupts requested when data transfer from UARTi
transfer buffer register to UARTi transmit register is completed
_ _{Transmit interrupt cause select bit (bit 0 at address 03B016, bit 4 at}
address 037D16) = “1”: Interrupts requested when data transmission from
UARTi transfer register is completed
• When receiving
_ _{Interrupts requested when data transfer from UARTi receive register to}
UARTi receive buffer register is completed
Error detection
• Overrun error (Note 2)
This error occurs when the next data is ready before contents of UARTi
receive buffer register are read out
Rev. 1.0
98