N25Q032A11ESE40G Datasheet, PDF (55/82 Pages) Micron Technology – 32Mb, 1.8V, Multiple I/O Serial Flash Memory

32Mb, 1.8V, Multiple I/O Serial Flash Memory
RESET Operations
RESET Operations
RESET ENABLE and RESET MEMORY Command Codes
Table 27: Reset Command Set
Command
RESET ENABLE
RESET MEMORY
Command Code (Binary)
0110 0110
1001 1001
Command Code (Hex)
66
99
Address Bytes
0
0
RESET ENABLE and RESET MEMORY Command
To reset the device, the RESET ENABLE command must be followed by the RESET
MEMORY command. To execute each command, S# is driven LOW. The command code
is input on DQ0. A minimum de-selection time of ^tSHSL2 must come between the RE-
SET ENABLE and RESET MEMORY commands or a reset is not guaranteed. When these
two commands are executed and S# is driven HIGH, the device enters a power-on reset
condition. A time of ^tSHSL3 is required before the device can be re-selected by driving
S# LOW. It is recommended that the device exit XIP mode before executing these two
commands to initiate a reset.
All volatile lock bits, the volatile configuration register, and the enhanced volatile con-
figuration register are reset to the power-on reset default condition. The power-on reset
condition depends on settings in the nonvolatile configuration register.
If a reset is initiated while a WRITE, PROGRAM, or ERASE operation is in progress or
suspended, the operation is aborted and data may be corrupted.
Figure 28: RESET ENABLE and RESET MEMORY Command
01234567
C
Reset enable
S#
01234567
Reset memory
DQ0
Note: 1. The number of lines and rate for transmission varies with extended, dual, or quad SPI.
PDF: 09005aef84566617
n25q_32mb_1_8v_65nm.pdf - Rev. E 6/12 EN
55
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.