MT48LC4M32B2P-7 Datasheet, PDF (32/80 Pages) Micron Technology – SDR SDRAM MT48LC4M32B2 – 1 Meg x 32 x 4 Banks

128Mb: x32 SDRAM
Truth Tables
Table 16: Truth Table – Current State Bank n, Command to Bank m
Notes 1–6 apply to all parameters and conditions
Current State
CS# RAS# CAS#
Any
H
X
X
L
H
H
Idle
X
X
X
Row activating, active, or L
L
H
precharging
L
H
L
L
H
L
L
L
H
Read
L
L
H
(auto precharge disabled) _L
H
L
L
H
L
L
L
H
Write
L
L
H
(auto precharge disabled) _L
H
L
L
H
L
L
L
H
Read
(with auto precharge)
L
L
H
L
H
L
L
H
L
L
L
H
Write
(with auto precharge)
L
L
H
L
H
L
L
H
L
L
L
H
WE#
X
H
X
H
H
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
L
L
Command/Action
COMMAND INHIBIT (NOP/continue previous operation)
NO OPERATION (NOP/continue previous operation)
Any command otherwise supported for bank m
ACTIVE (select and activate row)
READ (select column and start READ burst)
WRITE (select column and start WRITE burst)
PRECHARGE
ACTIVE (select and activate row)
READ (select column and start new READ burst)
WRITE (select column and start WRITE burst)
PRECHARGE
ACTIVE (select and activate row)
READ (select column and start READ burst)
WRITE (select column and start new WRITE burst)
PRECHARGE
ACTIVE (select and activate row)
READ (select column and start new READ burst)
WRITE (select column and start WRITE burst)
PRECHARGE
ACTIVE (select and activate row)
READ (select column and start READ burst)
WRITE (select column and start new WRITE burst)
PRECHARGE
Notes
7
7
7, 10
7, 11
9
7, 12
7, 13
9
7, 8, 14
7, 8, 15
9
7, 8, 16
7, 8, 17
9
Notes:
1. This table applies when CKE_n-1 was HIGH and CKE_n is HIGH (Table 17 (page 34)), and
after ^tXSR has been met (if the previous state was self refresh).
2. This table describes alternate bank operation, except where noted; for example, the cur-
rent state is for bank n and the commands shown can be issued to bank m, assuming
that bank m is in such a state that the given command is supported. Exceptions are cov-
ered below.
3. Current state definitions:
Idle: The bank has been precharged, and ^tRP has been met.
Row active: A row in the bank has been activated, and ^tRCD has been met. No data
bursts/accesses and no register accesses are in progress.
Read: A READ burst has been initiated, with auto precharge disabled, and has not yet
terminated or been terminated.
Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet
terminated or been terminated.
PDF: 09005aef80872800
128mb_x32_sdram.pdf - Rev. P 9/11 EN
32
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2001 Micron Technology, Inc. All rights reserved.