MIC2085 Datasheet, PDF (15/29 Pages) Micrel Semiconductor – Single Channel Hot Swap Controllers

Micrel, Inc.
Output
Voltage Slew Rate, d_VOUT /dt
=
6A
2200µF
=
2.73
V
ms
and the resulting t_OCSLOW needed to achieve a 12V
output is approximately 4.5ms. (See “Power-On Reset,
Start-Up, and Overcurrent Timer Delays” section to
calculate t_OCSLOW.)
GATE Capacitance Dominated Start-Up
In this case, the value of the load capacitance relative to
the GATE capacitance is small enough such that the
load current during start-up never exceeds the current
limit threshold as determined by Equation 3. The
minimum value of C_GATE that will ensure that the current
limit is never exceeded is given by the equation below:
C_GATE (min)
=
I_GATE
I_LIM
× C_LOAD
(5)
where C_GATE is the summation of the MOSFET input
capacitance (C_ISS) and the value of the external
capacitor connected to the GATE pin of the MOSFET.
Once CGATE is determined, use the following equation
to determine the output slew rate for gate capacitance
dominated start-up.
( ) dV_OUT /dt output
= ^IGATE
C _GATE
(6)
Table 1 depicts the output slew rate for various values of
C_GATE.
CGATE
I_GATE = 15µA
dVOUT/dt
0.001µF
0.01µF
15V/ms
1.5V/ms
0.1µF
0.150V/ms
1µF
0.015 µF/ms
Table 1. Output Slew Rate Selection for GATE
Capacitance Dominated Start-Up
Current Limiting and Dual-Level Circuit Breaker
Many applications will require that the inrush and steady
state supply current be limited at a specific value in order
to protect critical components within the system.
Connecting a sense resistor between the VCC and
SENSE pins sets the nominal current limit value of the
MIC2085/86 and the current limit is calculated using
Equation 2. However, the MIC2085/86 exhibits foldback
current limit response. The foldback feature allows the
nominal current limit threshold to vary from 24mVup to
48mV as the FB pin voltage increases or decreases.
When FB is at 0V, the current limit threshold is 24mV
and for FB ≥ 0.6V, the current limit threshold is the
nominal 48mV.(See Figure 4 for Foldback Current Limit
Response characteristic).The MIC2085/86 also features
May 2006
MIC2085/2086
a dual-level circuit breaker triggered via 48mV and 95mV
current limit thresholds sensed across the VCC and
SENSE pins. The first level of the circuit breaker
functions as follows. Once the voltage sensed across
these two pins exceeds 48mV, the overcurrent timer, its
duration set by capacitor CFILTER, starts to ramp the
voltage at CFILTER using a 2µA constant current
source. If the voltage at CFILTER reaches the
overcurrent timer threshold (VTH) of 1.24V, then
CFILTER immediately returns to ground as the circuit
breaker trips and the GATE output is immediately shut
down. For the second level, if the voltage sensed across
VCC and SENSE exceeds 95mV at any time, the circuit
breaker trips and the GATE shuts down immediately,
bypassing the overcurrent timer period. To disable
current limit and circuit breaker operation, tie the SENSE
and VCC pins together and the CFILTER pin to ground.
Output Undervoltage Detection
The MIC2085/86 employ output undervoltage detection
by monitoring the output voltage through a resistive
divider connected at the FB pin. During turn on, while the
voltage at the FB pin is below the threshold (V_FB), the
/POR pin is asserted low. Once the FB pin voltage
crosses V_FB, a 2µA current source charges capacitor
C_POR. Once the CPOR pin voltage reaches 1.24V, the
time period t_POR elapses as the CPOR pin is pulled to
ground and the /POR pin goes HIGH. If the voltage at
FB drops below V_FB for more than 10µs, the/POR pin
resets for at least one timing cycle defined by t_POR (see
Applications Information for an example).
Input Overvoltage Protection
The MIC2085/86 monitors and detects overvoltage
conditions in the event of excessive supply transients at
the input. Whenever the overvoltage threshold (V_OV) is
exceeded at the OV pin, the GATE is pulled low and the
output is shut off. The GATE will begin ramping one
POR timing cycle after the OV pin voltage drops below
its threshold. An external CRWBR circuit, as shown in
the typical application diagram, provides a time period
that an overvoltage condition must exceed in order to trip
the circuit breaker. When the OV pin exceeds the
overvoltage threshold (V_OV), the CRWBR timer begins
charging the CRWBR capacitor initially with a 45µA
current source.Once the voltage at CRWBR exceeds its
threshold (V_CR) of 0.47V, the CRWBR current
immediately increases to 1.5mA and the circuit breaker
is tripped, necessitating a device reset by toggling the
ON pin LOW to HIGH.
Power-On Reset, Start-Up, and Overcurrent
TimerDelays
The Power-On Reset delay, t_POR, is the time period for
the /POR pin to go HIGH once the voltage at the FB pin
exceeds the power-good threshold (V_TH). A capacitor
15
M9999-050406
[phone]