KSZ8041TL_09 Datasheet, PDF(14/65 Page) Micrel Semiconductor – 10Base-T/100Base-TX/100Base-FX Physical Layer Transceiver

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

KSZ8041TL_09 Datasheet, PDF (14/65 Pages) Micrel Semiconductor – 10Base-T/100Base-TX/100Base-FX Physical Layer Transceiver

◁

Micrel, Inc.

Pin Number

(KSZ8041TL)

Pin Name

RST#

Type(1)

Pin Function

Chip Reset (active low)

No connect

KSZ8041TL/FTL/MLL

FXSD /

Ipd

FXSD: Signal Detect for 100Base-FX fiber mode

(KSZ8041FTL)

FXEN

FXEN: Fiber Enable for 100Base-FX fiber mode

If FXEN=0, fiber mode is disabled. PHY is in copper mode. The default is â0â.

See â100Base-FX Operationâ section for details.

Notes:

1. P = Power supply.

Gnd = Ground.

I = Input.

O = Output.

I/O = Bi-directional.

Ipd = Input with internal pull-down (40K +/-30%).

Ipu = Input with internal pull-up (40K +/-30%).

Opu = Output with internal pull-up (40K +/-30%).

Ipu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise.

Ipd/O = Input with internal pull-down (40K +/-30%) during power-up/reset; output pin otherwise.

2. MII Rx Mode: The RXD[3..0] bits are synchronous with RXCLK. When RXDV is asserted, RXD[3..0] presents valid data to MAC through the MII.

RXD[3..0] is invalid when RXDV is de-asserted.

3. RMII Rx Mode: The RXD[1:0] bits are synchronous with REF_CLK. For each clock period in which CRS_DV is asserted, two bits of recovered

data are sent from the PHY.

4. SMII Rx Mode: Receive data and control information are sent in 10 bit segments. In 100MBit mode, each segment represents a new byte of

data. In 10MBit mode, each segment is repeated ten times; therefore, every ten segments represent a new byte of data. The MAC can sample

any one of every 10 segments in 10MBit mode.

5. MII Tx Mode: The TXD[3..0] bits are synchronous with TXCLK. When TXEN is asserted, TXD[3..0] presents valid data from the MAC through

the MII. TXD[3..0] has no effect when TXEN is de-asserted.

6. RMII Tx Mode: The TXD[1:0] bits are synchronous with REF_CLK. For each clock period in which TX_EN is asserted, two bits of data are

received by the PHY from the MAC.

7. SMII Tx Mode: Transmit data and control information are received in 10 bit segments. In 100MBit mode, each segment represents a new byte

of data. In 10MBit mode, each segment is repeated ten times; therefore, every ten segments represent a new byte of data. The PHY can

sample any one of every 10 segments in 10MBit mode.

December 2009

M9999-120909-1.2

▷