English
Language : 

MAX11047 Datasheet, PDF (9/18 Pages) Maxim Integrated Products – 4-/6-/8-Channel, 16-Bit, Simultaneous-Sampling ADCs
4-/6-/8-Channel, 16-Bit,
Simultaneous-Sampling ADCs
Pin Description
PIN
1
2
3
4
5
6
7, 21, 50
8, 20, 51
9
10
11
12
13
14
15
16
17
18
19
22, 28,
35, 43, 49
23, 27, 33,
38, 44, 48
24, 30,
41, 47
25, 31,
40, 46
26
29
32
34
36
37
39
NAME
DB13
DB12
DB11
DB10
DB9
DB8
DGND
DVDD
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
EOC
CONVST
SHDN
RDC
FUNCTION
16-Bit Parallel Data Bus Digital Output Bit 13
16-Bit Parallel Data Bus Digital Output Bit 12
16-Bit Parallel Data Bus Digital Output Bit 11
16-Bit Parallel Data Bus Digital Output Bit 10
16-Bit Parallel Data Bus Digital Output Bit 9
16-Bit Parallel Data Bus Digital Output Bit 8
Digital Ground
Digital Supply. Bypass to DGND with a 0.1μF capacitor at each DVDD input.
16-Bit Parallel Data Bus Digital Output Bit 7
16-Bit Parallel Data Bus Digital Output Bit 6
16-Bit Parallel Data Bus Digital Output Bit 5
16-Bit Parallel Data Bus Digital Output Bit 4
16-Bit Parallel Data Bus Digital I/O Bit 3
16-Bit Parallel Data Bus Digital I/O Bit 2
16-Bit Parallel Data Bus Digital I/O Bit 1
16-Bit Parallel Data Bus Digital I/O Bit 0
Active-Low, End-of-Conversion Output. EOC goes low when a conversion is completed. EOC goes high
when a conversion is initiated.
Convert Start Input. The rising edge of CONVST ends sample and starts a conversion on the captured
sample. The ADC is in acquisition mode when CONVST is low and CONVST mode is zero.
Active-High Shutdown Input. Drive the SHDN high to place the device into a low-current state. In
shutdown mode, the contents of the configuration register are not lost.
Reference Buffer Decoupling. Bypass to AGND with at least a 22μF capacitor each at pins 22, 28, 43,
and 49. Connect all RDC outputs together and bypass with 80μF total capacitance. See the Layout,
Grounding, and Bypassing section.
AGNDS Signal Ground. Connect all AGND and AGNDS inputs together.
AVDD Analog Supply Input. Bypass AVDD to AGND with a 0.1μF capacitor at each AVDD input.
AGND
CH0
CH1
CH2
CH3
REFIO
CH4
CH5
Analog Ground. Connect all AGND inputs together.
Channel 0 Analog Input for the MAX11049
Channel 1 Analog Input for the MAX11049. Channel 0 for the MAX11048.
Channel 2 Analog Input for MAX11049. Channel 1 for the MAX11048, Channel 0 for the MAX11047.
Channel 3 Analog Input for MAX11049. Channel 2 for the MAX11048, Channel 1 for the MAX11047.
External Reference Input/Internal Reference Output. Place a 0.1μF capacitor from REFIO to AGND.
Channel 4 Analog Input for the MAX11049. Channel 3 for the MAX11048, Channel 2 for the MAX11047.
Channel 5 Analog Input for the MAX11049. Channel 4 for the MAX11048, Channel 3 for the MAX11047.
_______________________________________________________________________________________ 9