MAX11321 Datasheet, PDF (8/37 Pages) Maxim Integrated Products – 1Msps, 10-/12-Bit, 4-/8-/16-Channel ADCs with Post-Mux External Signal Conditioning Access

MAX11321–MAX11328
1Msps, 10-/12-Bit, 4-/8-/16-Channel ADCs with
Post-Mux External Signal Conditioning Access
ELECTRICAL CHARACTERISTICS (MAX11321/MAX11324/MAX11327) (continued)
(V_DD = 2.35V to 3.6V, V_OVDD = 1.5V to 3.6V, f_SAMPLE = 1Msps, f_SCLK = 16MHz, 50% duty cycle, V_REF+ = V_DD, T_A = -40NC to +125NC,
unless otherwise noted. Typical values are at T_A = +25NC.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
DIN to SCLK Rise Setup
SCLK Rise to DIN Hold
CS Fall to SCLK Fall Setup
SCLK Fall to CS Fall Hold
CNVST Pulse Width
CS or CNVST Rise to EOC Low
(Note 7)
t_DS
t_DH
t_CSS
t_CSH
t_CSW
See Figure 6
t_{CNV_INT} See Figure 7, f_SAMPLE = 1Msps
4
ns
1
ns
4
ns
1
ns
5
ns
5.3
6.2
Fs
CS Pulse Width
t_CSBW
5
ns
Note 2: Limits are 100% production tested at T_A = +25NC. Limits over the operating temperature range are guaranteed by design.
Parts are tested with MUX externally connected to the ADC input.
Note 3: Channel ID disabled.
Note 4: Tested in single-ended mode.
Note 5: Offset nulled.
Note 6: Line rejection D(D_OUT) with V_DD = 2.35V to 3.6V and V_REF+ = 2.35V.
Note 7: Tested and guaranteed with fully differential input.
Note 8: Conversion time is defined as the number of clock cycles multiplied by the clock period with a 50% duty cycle.
Maximum conversion time: 4.73Fs + N x 16 x t_{OSC_MAX}
t_{OSC_MAX} = 88.2ns, t_{OSC_TYP} = 75ns.
Note 9: The operational input voltage range for each individual input of a differentially configured pair is from V_DD to GND. The
operational input voltage difference is from -V_REF+/2 to +V_REF+/2 or -V_REF+ to +V_REF+.
Note 10: See Figure 3 (Equivalent Input Circuit).
Note 11: Guaranteed by characterization.
CS
tCSS
tCH
SCLK
1ST
CLOCK
tDH
tDS
DIN
tDOE
DOUT
Figure 1. Detailed Serial-Interface Timing Diagram
Maxim Integrated
tCP
tDOT
tCSBW
tCSH
16TH
CLOCK
tDOD
  8