MAX11321 Datasheet, PDF (14/37 Pages) Maxim Integrated Products – 1Msps, 10-/12-Bit, 4-/8-/16-Channel ADCs with Post-Mux External Signal Conditioning Access

MAX11321–MAX11328
1Msps, 10-/12-Bit, 4-/8-/16-Channel ADCs with
Post-Mux External Signal Conditioning Access
Functional Diagrams (continued)
AIN0
AIN1
AIN2
AIN3
AIN(N-1)
AIN(N)
AOP AON
AIN AIP
REF+ REF-
SINGLE-
ENDED/
OSCILLATOR
DIFFERENTIAL
I/P
BUS
MUX
REF+ REF-
ADC
CS SCLK
CONTROL LOGIC
AND
SEQUENCER
MAX11321–MAX11328
CS
SCLK
DIN
DOUT
CNVST
EOC
Detailed Description
The MAX11321–MAX11328 are 12-/10-bit with external
reference and industry-leading 500kHz, full linear band-
width, high-speed, low-power, serial output successive
approximation register (SAR) analog-to-digital converters
(ADC). These devices feature scan mode, internal aver-
aging to increase SNR, and AutoShutdown.
The external clock mode features the SampleSet technol-
ogy, a user-programmable analog input channel sequenc-
er. The user may define and load a unique sequencing
pattern into the ADC allowing both high- and low-frequen-
cy inputs to be converted without interface activity. This
feature frees the controlling unit for other tasks while lower-
ing overall system noise and power consumption.
The MAX11321–MAX11328 include internal clock. The
internal clock mode features an integrated FIFO, allowing
data to be sampled at high speed and then held for read-
out at any time or at a lower clock rate. Internal averaging
Maxim Integrated
is also supported in this mode improving SNR for noisy
input signals. All input channels are configurable for sin-
gle-ended, fully differential or pseudo-differential inputs
in unipolar or bipolar mode. The MAX11321–MAX11328
operate from a 2.35V to 3.6V supply and consume only
5.4mW at 1Msps.
The MAX11321–MAX11328 include AutoShutdown, fast
wake-up, and a high-speed 3-wire serial interface. The
devices feature full power-down mode for optimal power
management.
Data is converted from analog voltage sources in a
variety of channel and data-acquisition configurations.
Microprocessor (FP) control is made easy through a 3-wire
SPI-/QSPI-/MICROWIRE-compatible serial interface.
AOP and AON are the output pins of the internal multi-
plexer while AIP and AIN are the ADC inputs which are all
accessible externally through pins. This allows flexibility
to the system designer to process all signals through one
PGA (programmable gain amplifier), filter or gain stage
  14