MAX16041 Datasheet, PDF (3/15 Pages) Maxim Integrated Products – Dual-/Triple-/Quad-Voltage, Capacitor-Adjustable, Sequencing/Supervisory Circuits

Dual-/Triple-/Quad-Voltage, Capacitor-
Adjustable, Sequencing/Supervisory Circuits
ELECTRICAL CHARACTERISTICS (continued)
(V_CC = 2.2V to 28V, T_A = -40°C to +125°C, unless otherwise specified. Typical values are at V_CC = 3.3V and T_A = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
CRESET AND CDLY_
CRESET Threshold
CRESET Charge Current
CDLY_ Threshold
V_TH-RESET
I_CH-RESET
V_TH-CDLY
CRESET rising, V_CC = 3.3V
V_CC = 3.3V
CDLY_ rising, V_CC = 3.3V
CDLY_ Charge Current
I_CH-CDLY V_CC = 3.3V
DIGITAL LOGIC INPUTS (EN_, MR, TOL, TH1, TH0)
Input Low Voltage
V_IL
Input High Voltage
V_IH
TH1, TH0 Logic-Input Floating
MIN TYP MAX UNITS
0.465 0.5 0.535
V
380
500
620
nA
0.95
1
1.05
V
200
250
300
nA
0.4
V
1.4
V
0.6
V
TOL, TH1, TH0 Logic-Input
Current
V_TOL, V_TH1, V_TH0 = GND or V_CC
-1
+1
µA
EN_ Input Leakage Current
MR Internal Pullup Current
OUTPUTS (OUT_, RESET)
Output Low Voltage
(Open-Drain or Push-Pull)
Output High Voltage (Push-Pull)
Output Leakage Current
(Open-Drain)
V_{EN_} = V_CC or GND
V_CC = 3.3V
V_OL
V_OH
I_LKG
V_CC ≥ 1.2V, I_SINK = 90µA
V_CC ≥ 2.25V, I_SINK = 0.5mA
V_CC ≥ 4.5V, I_SINK = 1mA
V_CC ≥ 3V, I_SOURCE = 500µA
V_CC ≥ 4.5V, I_SOURCE = 800µA
Output not asserted low, V_OUT = 28V
-100
+100
nA
250
535
820
nA
0.8 x V_CC
0.8 x V_CC
0.3
0.3
V
0.35
V
1
µA
Reset Timeout Period
TIMING
IN_ to OUT_ Propagation Delay
IN_ to RESET Propagation Delay
MR Minimum Input Pulse Width
EN_ or MR Glitch Rejection
EN_ to OUT_ Delay
t_RP
CRESET = V_CC, V_CC = 3.3V
CRESET open
t_DELAY+ IN_ rising, CDLY_ open
t_DELAY- IN_ falling, CDLY_ open
t_RST-DELAY CRESET open, IN_ falling
(Note 3)
t_OFF From device enabled to device disabled
t_ON
From device disabled to device enabled
(CDLY_ open)
140
190
260
ms
0.030
35
µs
20
35
µs
2
µs
280
ns
3
µs
30
MR to RESET Delay
MR falling
3
µs
Note 1: Devices are production tested at T_A = +25°C. Limits over temperature are guaranteed by design.
Note 2: Operating below the UVLO causes all outputs to go low. The outputs are guaranteed to be in the correct state for V_CC down
to 1.2V.
Note 3: To guarantee an assertion, the minimum input pulse width must be greater than 2µs.
_______________________________________________________________________________________ 3