MAX154 Datasheet, PDF (3/12 Pages) Maxim Integrated Products – CMOS High-Speed 8-Bit ADCs with Multiplexer and Reference

CMOS High-Speed 8-Bit ADCs with
Multiplexer and Reference
ELECTRICAL CHARACTERISTICS (continued)
(V_DD = +5V, V_REF+ = +5V, V_REF- = GND, MODE 0, T_A = T_MIN to T_MAX, unless otherwise noted).
PARAMETER
LOGIC OUTPUTS
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
Output High Voltage
V_OH DB0-DB7, INT; I_OUT = -360µA
4.0
V
Output Low Voltage
V_OL
DB0-DB7, INT; RDY
I_OUT = 1.6mA
I_OUT = 2.6mA
0.4
V
0.4
Three-State Output Current
DB0-DB7, RDY; V_OUT = 0V to V_DD
±3
µA
Output Capacitance (Note 4)
C_OUT
5
8
pF
POWER-SUPPLY
Supply Voltage
V_DD 5V ±5% for specified performance
4.75
5.25
V
Supply Current
I_DD CS = RD = 2.4V
15
mA
Power Dissipation
25
75
mW
Power-Supply Sensitivity
PSS V_DD = ±5%
±1/16 ±1/4 LSB
Note 1: Total unadjusted error includes offset, full-scale, and linearity errors.
Note 2: Specified with no external load unless otherwise noted.
Note 3: Temperature drift is defined as change in output voltage from +25°C to T_MIN or T_MAX divided by (25 - T_MIN) or (T_MAX - 25).
Note 4: Guaranteed by design.
TIMING CHARACTERISTICS (Note 5)
(V_DD = +5V, V_REF+ = +5V, V_REF- = GND, MODE 0, T_A = T_MIN to T_MAX, unless otherwise noted).
PARAMETER
CS to RD Setup Time
CS to RD Hold Time
Multiplexer Address
Setup Time
SYMBOL
t_CSS
t_CSH
t_AS
CONDITIONS
T_A = +25°C
MIN TYP MAX
0
0
MAX15_C/E
MIN MAX
0
0
0
0
MAX15_M
MIN MAX
0
0
UNITS
ns
ns
0
ns
Multiplexer Address
Hold Time
t_AH
30
35
40
ns
CS to RDY Delay
t_RDY C_L = 50pF, R_L = 5kΩ
30 40
60
60
ns
Conversion Time (Mode 0)
t_CRD
1.6 2.0
2.4
2.8
µs
Data Access Time After RD
t_ACC1 (Note 6)
85
110
120 ns
Data Access Time
After INT, Mode 0
t_ACC2 (Note 6)
20 50
60
70
ns
RD to INT Delay (Mode 1)
Data Hold Time
Delay Time
Between Conversions
t_INTH
t_DH
t_P
C_L = 50pF
(Note 7)
40 75
100
100 ns
60
70
70
ns
500
500
600
ns
RD Pulse Width (Mode 1)
t_RD
60
600 80
500
80
400 ns
Note 5: All input control signals are specified with t_R = t_F = 20ns (10% to 90% of +5V) and timed from a 1.6V voltage level.
Note 6: Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.
Note 7: Defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2.
_______________________________________________________________________________________ 3