DS26514_11 Datasheet, PDF (177/305 Pages) Maxim Integrated Products – 4-Port T1/E1/J1 Transceiver Fully Internal Impedance Match, No External Resistor

DS26514 4-Port T1/E1/J1 Transceiver
Register Name:
Register Description:
Register Address:
RLS4
Receive Latched Status Register 4
093h + (200h x (n - 1)) : where n = 1 to 4
Bit #
7
6
5
4
Name
RESF
RESEM
RSLIP
—
Default
0
0
0
0
Note: All bits in this register are latched and can create interrupts.
3
RSCOS
0
2
1SEC
0
1
TIMER
0
0
RMF
0
Bit 7: Receive Elastic Store Full Event (RESF). Set when the receive elastic store buffer fills and a frame is
deleted.
Bit 6: Receive Elastic Store Empty Event (RESEM). Set when the receive elastic store buffer empties and a
frame is repeated.
Bit 5: Receive Elastic Store Slip Occurrence Event (RSLIP). Set when the receive elastic store has either
repeated or deleted a frame.
Bit 3: Receive Signaling Change Of State Event (RSCOS). Set when any channel selected by the Receive
Signaling Change Of State Interrupt Enable registers (RSCSE1 through RSCSE3) changes signaling state.
Bit 2: One-Second Timer (1SEC). Set on every one-second interval based on RCLKn.
Bit 1: Timer Event (TIMER). This status bit indicates that the performance monitor counters have been updated
and are available to be read by the host. The error counter update interval as determined by the settings in the
Error Counter Configuration Register (ERCNT).
T1: Set on increments of 1 second or 42ms based on RCLKn, or a manual latch event.
E1: Set on increments of 1 second or 62.5ms based on RCLKn, or a manual latch event.
Bit 0: Receive Multiframe Event (RMF)
T1 Mode: Set every 1.5ms on D4 MF boundaries or every 3ms on ESF MF boundaries.
E1 Mode: Set every 2.0ms on receive CAS multiframe boundaries to alert host the signaling data is
available. Continues to set on an arbitrary 2.0ms boundary when CAS signaling is not enabled.
19-5856; Rev 4; 5/11
177 of 305