MAX11606 Datasheet, PDF (12/22 Pages) Maxim Integrated Products – 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel, 2-Wire Serial 10-Bit ADCs

2.7V to 3.6V and 4.5V to 5.5V, Low-Power,
4-/8-/12-Channel, 2-Wire Serial 10-Bit ADCs
DEVICE
MAX11606/MAX11607
MAX11608/MAX11609
MAX11610/MAX11611
SLAVE ADDRESS
0110100
0110011
0110101
MAX11606/MAX11607
SLAVE ADDRESS
S
0
1
1
0
1
0
0
R/W
A
SDA
SCL
1
2
3
4
5
6
7
8
9
Figure 7. MAX11606/MAX11607 Slave Address Byte
Slave Address
A bus master initiates communication with a slave device
by issuing a START condition followed by a slave
address. When idle, the MAX11606–MAX11611 continu-
ously wait for a START condition followed by their slave
address. When the MAX11606–MAX11611 recognize
their slave address, they are ready to accept or send
data. The slave address has been factory programmed
and is always 0110100 for the MAX11606/MAX11607,
0110011 for the MAX11608/MAX11609, and 0110101 for
MAX11610/MAX11611 (Figure 7). The least significant bit
(LSB) of the address byte (R/W) determines whether the
master is writing to or reading from the MAX11606–
MAX11611 (R/W = 0 selects a write condition, R/W = 1
selects a read condition). After receiving the address, the
MAX11606–MAX11611 (slave) issues an acknowledge by
pulling SDA low for one clock cycle.
Bus Timing
At power-up, the MAX11606–MAX11611 bus timing is
set for fast mode (F/S mode), allowing conversion rates
up to 22.2ksps. The MAX11606–MAX11611 must oper-
ate in high-speed mode (HS mode) to achieve conver-
sion rates up to 94.4ksps. Figure 1 shows the bus timing
for the MAX11606–MAX11611’s 2-wire interface.
HS Mode
At power-up, the MAX11606–MAX11611 bus timing is
set for F/S mode. The bus master selects HS mode by
addressing all devices on the bus with the HS-mode
master code 0000 1XXX (X = don’t care). After success-
fully receiving the HS-mode master code, the
MAX11606–MAX11611 issue a not-acknowledge, allow-
ing SDA to be pulled high for one clock cycle (Figure 8).
After the not-acknowledge, the MAX11606–MAX11611
are in HS mode. The bus master must then send a
repeated START followed by a slave address to initiate
HS-mode communication. If the master generates a
STOP condition the MAX11606–MAX11611 returns to
F/S mode.
HS-MODE MASTER CODE
S
0
0
0
0
1
X
X
X
A
Sr
SDA
SCL
F/S MODE
HS MODE
Figure 8. F/S-Mode to HS-Mode Transfer
12 ______________________________________________________________________________________