English
Language : 

LTC3808 Datasheet, PDF (7/28 Pages) Linear Technology – No RSENSE TM, Low EMI, Synchronous DC/DC Controller with Output Tracking
LTC3808
PI FU CTIO S (DFN/SSOP)
PLLLPF (Pin 1/Pin 2): Frequency Set/PLL Lowpass Filter.
When synchronizing to an external clock, this pin serves
as the low pass filter point for the phase-locked loop.
Normally, a series RC is connected between this pin and
ground.
When not synchronizing to an external clock, this pin serves
as the frequency select input. Tying this pin to GND selects
300kHz operation; tying this pin to VIN selects 750kHz
operation. Floating this pin selects 550kHz operation.
Connect a 2.2nF capacitor between this pin and GND and
a 1000pF capacitor between this pin and the SYNC/MODE
when using spread spectrum modulation operation.
SYNC/MODE (Pin 2/Pin 3): This pin performs four func-
tions: 1) auxiliary winding feedback input, 2) external
clock synchronization input for phase-locked loop, 3)
Burst Mode, pulse skipping or forced continuous mode
select, and 4) enable spread spectrum modulation opera-
tion in pulse skipping mode. Applying a clock with fre-
quency between 250kHz to 750kHz causes the internal
oscillator to phase-lock to the external clock and disables
Burst Mode operation but allows pulse skipping at low
load currents.
To select Burst Mode operation at light loads, tie this pin
to VIN. Grounding this pin selects forced continuous
operation, which allows the inductor current to reverse.
Tying this pin to VFB selects pulse skipping mode. In these
cases, the frequency of the internal oscillator is set by the
voltage on the PLLLPF pin. Tying to a voltage between
1.35V to VIN – 0.5V enables spread spectrum modulation
operation. In this case, an internal 2.6µA pull-down cur-
rent source helps to set the voltage at this pin by tying a
resistor with appropriate value between this pin and VIN.
Do not leave this pin floating.
TRACK/SS (Pin 3/Pin 4): Tracking Input for the Controller
or Optional External Soft-Start Input. This pin allows the
start-up of VOUT to “track” the external voltage at this pin
using an external resistor divider. Tying this pin to VIN
allows VOUT start-up with the internal 1ms soft-start
clamp. An external soft-start can be programmed by
connecting a capacitor between this pin and ground. Do
not leave this pin floating.
PGOOD (Pin 4/Pin 5): Power Good Output Voltage Moni-
tor Open-Drain Logic Output. This pin is pulled to ground
when the voltage on the feedback pin VFB is not within
±13.3% of its nominal set point.
VFB (Pin 5/Pin 6): Feedback Pin. This pin receives the
remotely sensed feedback voltage for the controller from
an external resistor divider across the output.
ITH (Pin 6/Pin 7): Current Threshold and Error Amplifier
Compensation Point. Nominal operating range on this pin
is from 0.7V to 2V. The voltage on this pin determines the
threshold of the main current comparator.
RUN (Pin 7/Pin 8): Run Control Input. Forcing this pin
below 1.1V shuts down the chip. Driving this pin to VIN or
releasing this pin enables the chip to start-up either by
tracking the external voltage at the TRACK/SS pin or with
the internal/external soft-start, all based on the connection
at the TRACK/SS pin.
IPRG (Pin 8/Pin 10): Three-State Pin to Select Maximum
Peak Sense Voltage Threshold. This pin selects the maxi-
mum allowed voltage drop between the SENSE+ and
SENSE– or SW pins (i.e., the maximum allowed drop
across the sense resistor or the external P-channel
MOSFET). Tie to VIN, GND or float to select 204mV, 85mV
or 125mV respectively.
BG (Pin 9/Pin 11): Bottom (NMOS) Gate Drive Output.
This pin drives the gate of the external N-channel MOSFET.
This pin has an output swing from GND to SENSE+.
TG (Pin 10/Pin 12): Top (PMOS) Gate Drive Output. This
pin drives the gate of the external P-channel MOSFET. This
pin has an output swing from GND to SENSE+.
SENSE+ (Pin 11/Pin 13): Positive Input to Differential
Current Comparator. Also powers the gate drivers. Nor-
mally connected to the source of the external P-channel
MOSFET when the sense resistor is not used. Otherwise,
it is connected to the sense resistor.
VIN (Pin 12/Pin 14): Chip Signal Power Supply. This pin
powers the entire chip except for the gate drivers. Exter-
nally filtering this pin with a lowpass RC network (e.g.,
R = 10Ω, C = 1µF) is suggested to minimize noise pickup,
especially in high load current applications.
3808f
7