English
Language : 

LTC3556_15 Datasheet, PDF (4/36 Pages) Linear Technology – High Effi ciency USB Power Manager with Dual Buck and Buck-Boost DC/DCs
LTC3556
ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VBUS = 5V, VIN1 = VIN2 = VIN3 = VOUT3 = 3.8V, BAT = 3.8V, DVCC = 3.3V,
RPROG = 1k, RCLPROG = 3.01k, unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN TYP MAX UNITS
NTC
VCOLD
VHOT
VDIS
Cold Temperature Fault Threshold
Voltage
Hot Temperature Fault Threshold
Voltage
NTC Disable Threshold Voltage
Rising Threshold
Hysteresis
Falling Threshold
Hysteresis
Falling Threshold
Hysteresis
75.0 76.5 78.0 %VBUS
1.5
%VBUS
33.4 34.9 36.4 %VBUS
1.5
%VBUS
0.7
1.7
2.7
%VBUS
50
mV
INTC
Ideal Diode
NTC Leakage Current
VNTC = VBUS = 5V
–50
50
nA
VFWD
Forward Voltage
VBUS = 0V, IOUT = 10mA
IOUT = 10mA
RDROPOUT
Internal Diode On-Resistance, Dropout VBUS = 0V
IMAX_DIODE
Internal Diode Current Limit
Always On 3.3V Supply
2
mV
15
mV
0.18
Ω
1.6
A
VLDO3V3
Regulated Output Voltage
RCL_LDO3V3
Closed-Loop Output Resistance
ROL_LDO3V3
Dropout Output Resistance
Logic (ENALL, PGOODALL)
0mA < ILDO3V3 < 25mA
3.1
3.3 3.5
V
4
Ω
23
Ω
VIL
Logic Low Input Voltage
ENALL Pin
VIH
Logic High Input Voltage
ENALL Pin
0.4
V
1.2
V
RPD
VOL
IOH
tPGOODALL
I2C Port (Note 9)
Pull-Down Resistance
Logic Low Output Voltage
Logic High Leakage Current
PGOODALL Assertion Delay
ENALL Pin
PGOODALL Pin, IPULL-UP = 5mA
PGOODALL Pin, VPGOODALL = 5V
4.5
MΩ
0.07 0.2
V
1
μA
230
ms
DVCC
IDVCC
VDVCC_UVLO
ADDRESS
Input Supply Voltage
DVCC Current
DVCC UVLO
I2C Address
SCL/SDA = 0kHz
1.6
5.5
V
0.3
1
μA
1.0
V
0001 001[0]
VIH SDA, SCL
VIL SDA, SCL
IIH, IIL SDA, SCL
VOL SDA
fSCL
tBUF
Input High Voltage
Input Low Voltage
Input High/Low Current
SDA Output Low Voltage
Clock Operating Frequency
ISDA = 3mA
Bus Free Time Between Stop and Start
Condition
70
%DVCC
30 %DVCC
–1
0
1
μA
0.4
V
400
kHz
1.3
μs
tHD_STA
Hold Time After (Repeated) Start
Condition
0.6
μs
tSU_STA
tSU_STO
Repeated Start Condition Setup Time
Stop Condition Setup Time
0.6
μs
0.6
μs
tHD_DAT(O)
Data Hold Time Output
0
900
ns
3556f
4