English
Language : 

LTC3548A Datasheet, PDF (3/20 Pages) Linear Technology – Dual Synchronous 400mA/800mA, 2.25MHz Step-Down DC/DC Regulator
LTC3548A
ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating
junction temperature range, otherwise specifications are at TA = 25°C. VIN = 3.6V, unless otherwise specified. (Note 2)
SYMBOL
VIN
IFB
VFB
ΔVLINE REG
ΔVLOAD REG
IS
fOSC
fSYNC
ILIM
RDS(ON)
ISW(LKG)
POR
PARAMETER
CONDITIONS
Operating Voltage Range
●
Feedback Pin Input Current
●
Feedback Voltage (Note 3)
0°C ≤ TA ≤ 85°C
–40°C ≤ TA ≤ 125°C (Note 2)
●
Reference Voltage Line Regulation VIN = 2.5V to 5.5V (Note 3)
Output Voltage Load Regulation
MODE/SYNC = 0V (Note 3)
Input DC Supply Current
Active Mode
Sleep Mode
Shutdown
Oscillator Frequency
Synchronization Frequency
(Note 4)
VFB1 = VFB2 = 0.5V
VFB1 = VFB2 = 0.63V, MODE/SYNC = 3.6V
RUN = 0V, VIN = 5.5V, MODE/SYNC = 0V
VFBX = 0.6V
●
Peak Switch Current Limit Channel 1
Peak Switch Current Limit Channel 2
Top Switch On-Resistance
Bottom Switch On-Resistance
VIN = 3V, VFBX = 0.5V, Duty Cycle < 35%
VIN = 3V, VFBX = 0.5V, Duty Cycle < 35%
(Note 6)
(Note 6)
Switch Leakage Current
Power-On Reset Threshold
Power-On Reset On-Resistance
VIN = 5V, VRUN = 0V, VFBX = 0V
VFBX Ramping Up, MODE/SYNC = 0V
VFBX Ramping Down, MODE/SYNC = 0V
MIN
2.5
0.588
0.585
1.8
1
0.6
TYP MAX
5.5
30
0.6 0.612
0.6 0.612
0.3
0.5
0.5
700 950
40
60
0.1
1
2.25
2.7
2.25
1.2
1.6
0.7
0.9
0.35 0.45
0.30 0.45
0.01
1
8.5
–8.5
100 200
UNITS
V
nA
V
V
%/V
%
μA
μA
μA
MHz
MHz
A
A
Ω
Ω
μA
%
%
Ω
VRUN
IRUN
VMODE
Power-On Reset Delay
RUN/SS Threshold Low
RUN/SS Threshold High
RUN/SS Leakage Current
MODE Threshold Low
MODE Threshold High
65,536
●
0.3
●
1
1.5
2
●
0.01
1
0
0.5
VIN – 0.5
VIN
Cycles
V
V
μA
V
V
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LTC3548AE is guaranteed to meet specified performance from
0°C to 85°C. Specifications over the –40°C and 85°C operating junction
temperature range are assured by design, characterization and correlation
with statistical process controls. The LTC3548AI is guaranteed over the full
–40°C to 125°C operating junction temperature range.
Note 3: The LTC3548A is tested in a proprietary test mode that connects
VFB to the output of the error amplifier.
Note 4: Dynamic supply current is higher due to the internal gate charge
being delivered at the switching frequency.
Note 5: TJ is calculated from the ambient, TA, and power dissipation, PD,
according to the following formula:
TJ = TA + (PD • θJA).
Note 6: The DFN switch on-resistance is guaranteed by correlation to
wafer level measurements.
3548af
3