LTC3733_15 Datasheet, PDF (20/32 Pages) Linear Technology – 3-Phase, Buck Controllers for AMD CPUs

LTC3733/LTC3733-1
APPLICATIO S I FOR ATIO
Fault Conditions: Overcurrent Latchoff
The SS pin also provides the ability to latch off the
controllers when an overcurrent condition is detected. The
SS capacitor is used initially to limit the inrush current of
all three output stages. After the controllers have been
given adequate time to charge up the output capacitor and
provide full load current, the SS capacitor is used for a
short-circuit timer. If the output voltage falls to less than
70% of its nominal value, the SS capacitor begins dis-
charging on the assumption that the output is in an
overcurrent condition. If the condition lasts for a long
enough period, as determined by the size of the SS
capacitor, the controller will be shut down until the RUN
pin voltage is recycled. If the overload occurs during start-
up, the time can be approximated by:
t_LO1 >> (C_SS • 0.6V)/(1.5µA) = 4 • 10⁵ (C_SS)
If the overload occurs after start-up, the voltage on the SS
capacitor will continue charging and will provide addi-
tional time before latching off:
t_LO2 >> (C_SS • 3V)/(1.5µA) = 2 • 10⁶ (C_SS)
This built-in overcurrent latchoff can be overridden by
providing a pull-up resistor to the SS pin from V_CC as
shown in Figure 7. When V_CC is 5V, a 200k resistance will
prevent the discharge of the SS capacitor during an
overcurrent condition but also shortens the soft-start
period, so a larger SS capacitor value will be required.
Why should you defeat overcurrent latchoff? During the
prototyping stage of a design, there may be a problem with
noise pick-up or poor layout causing the protection circuit
to latch off the controller. Defeating this feature allows
troubleshooting of the circuit and PC layout. The internal
foldback current limiting still remains active, thereby
protecting the power supply system from failure. A deci-
sion can be made after the design is complete whether to
rely solely on foldback current limiting or to enable the
latchoff feature by removing the pull-up resistor.
The value of the soft-start capacitor C_SS may need to be
scaled with output current, output capacitance and load
current characteristics. The minimum soft-start capaci-
tance is given by:
C_SS > (C_OUT )(V_OUT) (10^–4) (R_SENSE)
The minimum recommended soft-start capacitor of
C_SS = 0.1µF will be sufficient for most applications.
Current Foldback
In certain applications, it may be desirable to defeat the
internal current foldback function. A negative impedance
is experienced when powering a switching regulator.
That is, the input current is higher at a lower V_IN and
decreases as V_IN is increased. Current foldback is de-
signed to accommodate a normal, resistive load having
increasing current draw with increasing voltage. The EAIN
pin should be artificially held 70% above its nominal
operating level of 0.6V, or 0.42V in order to prevent the IC
from “folding back” the peak current level. A suggested
circuit is shown in Figure 8.
V_CC
V_CC
V_CC
SS PIN
R_SS
C_SS
3733 F07
Figure 7. Defeating Overcurrent Latchoff
CALCULATE FOR
0.42V TO 0.55V
LTC3733
Q1
EAIN
3733 F08
Figure 8. Foldback Current Elimination
3733f
20