English
Language : 

IS61NLF25636A Datasheet, PDF (9/37 Pages) Integrated Silicon Solution, Inc – 256K x 36 and 512K x 18 9Mb, FLOW THROUGH (NO WAIT) STATE BUS SRAM
IS61NLF25636A/IS61NVF25636A
IS61NLF51218A/IS61NVF51218A
STATE DIAGRAM
READ
BEGIN
READ
DS
READ
READ
WRITE
DS
WRITE
BEGIN
WRITE
ISSI ®
WRITE
READ BURST
BURST
BURST
READ
DESELECT
BURST WRITE
DS
BURST
DS
WRITE
DS
READ
BURST
WRITE
BURST
SYNCHRONOUS TRUTH TABLE(1)
Operation
Address
Used
CE CE2 CE2 ADV WE BWx OE CKE CLK
Not Selected
N/A
H
X
X
L
X
X
X
L
↑
Not Selected
N/A
X
L
X
L
X
X
X
L
↑
Not Selected
N/A
X
X
H
L
X
X
X
L
↑
Not Selected Continue
N/A
X
X
X
H
X
X
X
L
↑
Begin Burst Read
External Address L
H
L
L
H
X
L
L
↑
Continue Burst Read
Next Address
X
X
X
H
X
X
L
L
↑
NOP/Dummy Read
External Address L
H
L
L
H
X
H
L
↑
Dummy Read
Next Address
X
X
X
H
X
X
H
L
↑
Begin Burst Write
External Address L
H
L
L
L
L
X
L
↑
Continue Burst Write
Next Address
X
X
X
H
X
L
X
L
↑
NOP/Write Abort
N/A
L
H
L
L
L
H
X
L
↑
Write Abort
Next Address
X
X
X
H
X
H
X
L
↑
Ignore Clock
Current Address X
X
X
X
X
X
X
H
↑
Notes:
1. "X" means don't care.
2. The rising edge of clock is symbolized by ↑
3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
4. WE = L means Write operation in Write Truth Table.
WE = H means Read operation in Write Truth Table.
5. Operation finally depends on status of asynchronous pins (ZZ and OE).
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
9
Rev. B
08/26/05