English
Language : 

IS43LD16320A Datasheet, PDF (80/143 Pages) Integrated Silicon Solution, Inc – Four-bit Pre-fetch DDR Architecture
IS43/46LD16320A
IS43/46LD32160A
WRITE to Power-Down Entry
Note: CKE can be registered LOW at (WL + 1 + BL/2 + RU(tWR/tCK)) clock cycles after the clock on which the WRITE com-
mand is registered.
80
Integrated Silicon Solution, Inc. — www.issi.com
Rev. 00C
8/11/2014