English
Language : 

IS62WV102416DALL Datasheet, PDF (2/15 Pages) Integrated Silicon Solution, Inc – Industrial and Automotive temperature support
IS62/65WV102416DALL
IS62/65WV102416DBLL
48-PIN TSOP-I
A15
1
A14
2
A13
3
A12
4
A11
5
A10
6
A9
7
A8
8
A19
9
NC
10
11
CS2
12
NC
13
14
15
A18
16
A17
17
A7
18
A6
19
A5
20
A4
21
A3
22
A2
23
A1
24
48
A16
47
46
Vss
45
I/O15/A20
44
I/O7
43
I/O14
42
I/O6
41
I/O13
40
I/O5
39
I/O12
38
I/O4
37
Vcc
36
I/O11
35
I/O3
34
I/O10
33
I/O2
32
I/O9
31
I/O1
30
I/O8
29
I/O0
28
27
Vss
26
25
A0
PIN DESCRIPTIONS
A0-A19
I/O0-I/O14
I/O15/A20
, CS2
NC
VDD
Vss
Address Inputs
Data Inputs/Outputs, I/O8 to I/O14 pins are not used in x8 Mode.
I/O15, when used in a x16 Mode. A20 when used in a x8 Mode,
Chip Enable Input
Output Enable Input
Write Enable Input
Lower-byte Control (I/O0-I/O7). This pin is not used in x8 Mode.
Upper-byte Control (I/O8-I/O15). This pin is not used in x8 Mode.
pin must be tied to either VDD to use the device as a 1024Kx16
SRAM or GND to use as 2048Kx8 SRAM. In x8 mode, Pin 45
becomes A20, while , and I/O8 to I/O14 pins are not used.
No Connection
Power
Ground
*For x8/x16 switchable configuration BGA option, please contact sram@issi.com
Integrated Silicon Solution, Inc.- www.issi.com
2
Rev. A
12/12/2014