English
Language : 

X9410_06 Datasheet, PDF (7/21 Pages) Intersil Corporation – Dual Digitally Controlled Potentiometer
X9410
Figure 7. Increment/Decrement Instruction Sequence
CS
SCK
SI
0 1 0 1 0 0 A1 A0
I3 I2 I1 I0 0 0 0 P0
II
ID
D
NN
NE
E
CC
CC
C
12
n1
n
Figure 8. Increment/Decrement Timing Limits
SCK
tWRID
SI
VW/RW
Voltage Out
INC/DEC CMD Issued
Table 1. Instruction Set
Instruction Set
Instruction
I3 I2 I1 I0 R1 R0 P1 P0
Operation
Read Wiper Counter Register 1 0 0 1 0 0 0 P0 Read the contents of the Wiper Counter
Register pointed to by P0
Write Wiper Counter Register 1 0 1 0 0 0 0 P0 Write new value to the Wiper Counter Register
pointed to by P0
Read Data Register
1 0 1 1 R1 R0 0 P0 Read the contents of the Data Register pointed
to by P0 and R1 - R0
Write Data Register
1 1 0 0 R1 R0 0 P0 Write new value to the Data Register pointed to
by P0 and R1 - R0
XFR Data Register to Wiper 1 1 0 1 R1 R0 0 P0 Transfer the contents of the Data Register
Counter Register
pointed to by R1 - R0 to the Wiper Counter
Register pointed to by P0
XFR Wiper Counter Register 1 1 1 0 R1 R0 0 P0 Transfer the contents of the Wiper Counter
to Data Register
Register pointed to by P0 to the Register
pointed to by R1 - R0
Global XFR Data Register to 0 0 0 1 R1 R0 0 0 Transfer the contents of the Data Registers
Wiper Counter Register
pointed to by R1 - R0 of both pots to their
respective Wiper Counter Register
Global XFR Wiper Counter
Register to Data Register
1 0 0 0 R1 R0 0 0 Transfer the contents of all Wiper Counter
Registers to their respective data Registers
pointed to by R1 - R0 of both pots
Increment/Decrement Wiper 0 0 1 0 0 0 0 P0 Enable Increment/decrement of the Wiper
Counter Register
Counter Register pointed to by P0
Read Status (WIP bit)
0 1 0 1 0 0 0 1 Read the status of the internal write cycle, by
checking the WIP bit.
7
FN8193.2
October 12, 2006