 English |
|
|
|
|
|
|
|
| ISL12029_1012 Datasheet, PDF (7/29 Pages) Intersil Corporation – Real Time Clock/Calendar with I2C Bus™ and EEPROM | |||
| |||
| ◁ |
Timing Diagrams
SCL
tSU:STA
SDA
(INPUT TIMING)
SDA
(OUTPUT TIMING)
ISL12029, ISL12029A
tF
tHIGH
tSU:DAT
tHD:STA
tLOW
tR
tHD:DAT
tAA
tDH
FIGURE 1. BUS TIMING
tHD:STO
tSU:STO
tBUF
SCL
SDA
8TH BIT OF LAST BYTE
ACK
STOP
CONDITION
FIGURE 2. WRITE CYCLE TIMING
tWC
START
CONDITION
tRSP
tRSP<tWDO
tRSP>tWDO
tRST
tRSP>tWDO
tRST
SCL
SDA
RESET
START
STOP START
Note: All inputs are ignored during the active reset period (tRST).
FIGURE 3. WATCHDOG TIMING
VRESET
VDD
tPURST
tR
RESET
7
tRPD
tPURST
FIGURE 4. RESET TIMING
tF
VRVALID
FN6206.10
December 16, 2010
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese