English
Language : 

ISL6322_07 Datasheet, PDF (37/41 Pages) Intersil Corporation – Four-Phase Buck PWM Controller with Integrated MOSFET Drivers and I2C Interface for Intel VR10, VR11, and AMD Applications
ISL6322
The ESR of the bulk capacitors also creates the majority of
the output-voltage ripple. As the bulk capacitors sink and
source the inductor ac ripple current (see “Interleaving” on
page 11 and Equation 2), a voltage develops across the bulk
capacitor ESR equal to IC,PP (ESR). Thus, once the output
capacitors are selected, the maximum allowable ripple
voltage, VPP(MAX), determines the lower limit on the
inductance.
L
≥ ESR ⋅
⎛
⎝
VI
N
–
N
⋅
V O U T⎠⎞
⋅
VOUT
---------f-S-----⋅---V-----I--N-----⋅---V----P----P---(--M-----A----X----)--------
(EQ. 44)
Since the capacitors are supplying a decreasing portion of
the load current while the regulator recovers from the
transient, the capacitor voltage becomes slightly depleted.
The output inductors must be capable of assuming the entire
load current before the output voltage decreases more than
ΔVMAX. This places an upper limit on inductance.
Equation 45 gives the upper limit on L for the cases when
the trailing edge of the current transient causes a greater
output-voltage deviation than the leading edge. Equation 46
addresses the leading edge. Normally, the trailing edge
dictates the selection of L because duty cycles are usually
less than 50%. Nevertheless, both inequalities should be
evaluated, and L should be selected based on the lower of
the two results. In each equation:
L is the per-channel inductance,
C is the total output capacitance, and
N is the number of active channels.
2 ⋅ N ⋅ C ⋅ VO
L ≤ --------------------------------- ⋅
(ΔI)2
ΔVMAX – (ΔI ⋅ ESR)
(EQ. 45)
L
≤
1----.--2---5-----⋅---N------⋅---C--
(ΔI)2
⋅
ΔVMAX – (ΔI ⋅ ESR)
⋅ ⎝⎛VIN – VO⎠⎞
(EQ. 46)
Switching Frequency
There are a number of variables to consider when choosing
the switching frequency, as there are considerable effects on
the upper MOSFET loss calculation. These effects are
outlined in MOSFETs, and they establish the upper limit for
the switching frequency. The lower limit is established by the
requirement for fast transient response and small output-
voltage ripple as outlined in “Compensation without Load-
line Regulation” on page 36. Choose the lowest switching
frequency that allows the regulator to meet the transient-
response requirements.
Switching frequency is determined by the selection of the
frequency-setting resistor, RT. Figure 25 and Equation 47
are provided to assist in selecting the correct value for RT.
RT
=
[10.61
10
–
(1.035
⋅
log
(fS))]
(EQ. 47)
1000
100
10
10k
100k
1000k
SWITCHING FREQUENCY (Hz)
10000k
FIGURE 25. RT vs SWITCHING FREQUENCY
Input Capacitor Selection
The input capacitors are responsible for sourcing the ac
component of the input current flowing into the upper
MOSFETs. Their RMS current capacity must be sufficient to
handle the ac component of the current drawn by the upper
MOSFETs which is related to duty cycle and the number of
active phases.
0.3 IL,PP = 0
IL,PP = 0.25 IO
IL,PP = 0.5 IO
IL,PP = 0.75 IO
0.2
0.1
0
0
0.2
0.4
0.6
0.8
1.0
DUTY CYCLE (VO/VIN)
FIGURE 26. NORMALIZED INPUT-CAPACITOR RMS CURRENT
vs DUTY CYCLE FOR 4-PHASE CONVERTER
For a four-phase design, use Figure 26 to determine the
input-capacitor RMS current requirement set by the duty
cycle, maximum sustained output current (IO), and the ratio
of the peak-to-peak inductor current (IL,PP) to IO. Select a
bulk capacitor with a ripple current rating that will minimize
the total number of input capacitors required to support the
RMS current calculated.
The voltage rating of the capacitors should also be at least
1.25 times greater than the maximum input voltage.
Figures 27 and 28 provide the same input RMS current
information for three-phase and two-phase designs
respectively. Use the same approach for selecting the bulk
capacitor type and number.
37
FN6328.1
February 15, 2007