ISL35411 Datasheet, PDF (3/11 Pages) Intersil Corporation – Quad Driver

ISL35411
Pin Descriptions
PIN NAME
V_DD
IN1[P,N]
TDSBL1
IN2[P,N]
TDSBL2
IN3[P,N]
TDSBL3
IN4[P,N]
TDSBL4
GND
DT2
DE2[A,B,]
NC
OUT4[N,P]
OUT3[N,P]
OUT2[N,P]
OUT1[N,P]
DE1[B,A]
DT1
Exposed Pad
PIN NUMBER
DESCRIPTION
1, 5, 9, 13, 24,
27, 28, 31, 32,
35, 36, 39
Power supply. 1.2V supply voltage. The use of parallel 100pF and 10nF decoupling capacitors
to ground is recommended for each of these pins for broad high-frequency noise suppression.
2, 3
Driver 1 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
4
Transmit disable pin for Driver 1. Disables the driver when pulled to VDD. Connected to
ground for normal operation.
6, 7
Driver 2 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
8
Transmit disable pin for Driver 2. Disables the driver when pulled to VDD. Connected to
ground for normal operation.
10, 11
Driver 3 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
12
Transmit disable pin for Driver 3. Disables the driver when pulled to VDD. Connected to
ground for normal operation.
14, 15
Driver 4 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
16
Transmit disable pin for Driver 4. Disables the driver when pulled to VDD. Connected to
ground for normal operation.
17, 23, 40, 46 These pins should be grounded.
18
Detection Threshold for drivers 3 and 4. Reference DC voltage threshold for input signal
power detection. Data outputs OUT3 and OUT4 are muted when the power of IN3 and IN4,
respectively, fall below the threshold. Tie to ground to disable electrical idle preservation and
always enable the limiting amplifier.
19, 20
Control pins for setting de-emphasis on drivers 3 and 4. CMOS logic inputs. Pins are read
as a 2-digit number to set the de-emphasis level. A is the MSB, and B is the LSB. Pins are
internally pulled up and pulled down with 25kΩ resistors.
21, 22, 41, 45 Not connected: Do not make any connections to these pins.
25, 26
Driver 4 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
29, 30
Driver 3 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
33, 34
Driver 2 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
37, 38
Driver 1 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
42, 43
Control pins for setting de-emphasis on drivers 1 and 2. CMOS logic inputs. Pins are read
as a 2-digit number to set the de-emphasis level. A is the MSB, and B is the LSB. Pins are
internally pulled up and pulled down with 25kΩ resistors.
44
Detection Threshold for drivers 1 and 2. Reference DC voltage threshold for input signal
power detection. Data outputs OUT1 and OUT2 are muted when the power of IN1 and IN2,
respectively, fall below the threshold. Tie to ground to disable electrical idle preservation and
always enable the limiting amplifier.
-
Exposed ground pad. For proper electrical and thermal performance, this pad should be
connected to the PCB ground plane.
3
FN6971.1
March 25, 2010