80C86 Datasheet, PDF (20/37 Pages) Intersil Corporation – CMOS 16-Bit Microprocessor

80C86
Waveforms
CLK (82C84A OUTPUT)
(30) TCHCTV
M/IO
t1
t2
(1)
TCLCL
(3)
TCH1CH2
(4)
TCHCL
(17)
TCLAV
BHE/S7, A19/S6-A16/S3
(23) TCLLH
ALE
RDY (82C84A INPUT)
SEE NOTE
(26) TCLDV
(18) TCLAX
BHE, A19-A16
TLHLL
(22)
TLLAX
(25)
(24)
TCHLL
TAVAL
(39)
V_IH
V_IL
(12)
TRYLCL
t3
t4
(5) ^tW
TCL2CL1
(2)
TCLCH
S7-S3
TR1VCL (8)
TCLR1X (9)
TCHCTV
(30)
(17)
TCLAV
READY (80C86 INPUT)
AD15-AD0
READ CYCLE
(WR, INTA = V_OH)
RD
DT/R
DEN
AD15-AD0
(32) TAZRL
(19)
TCLAZ
(30)
TCHCTV
TCLRL
(33)
(29) TCVCTV
(11)
TCHRYX
(10)
TRYHCH
(16)
TDVCL
(7)
TCLDX1
DATA IN
(34) TCLRH
TRHAV
(35)
TRLRH
(37)
(30)
TCHCTV
TCVCTX
(31)
FIGURE 7A. BUS TIMING - MINIMUM MODE SYSTEM
NOTE: Signals at 82C84A are shown for reference only. RDY is sampled near the end of t2, t3, tW to determine if TW machine states are to be
inserted.
20
FN2957.3
January 9, 2009