English
Language : 

ISL6722A Datasheet, PDF (17/24 Pages) Intersil Corporation – Flexible Single Ended Current Mode PWM
ISL6722A, ISL6723A
For purposes of this discussion we will assume the following:
3.3V output: 100mV total output ripple and noise
ESR: 60mV
Capacitor ΔQ: 10mV
ESL: 30mV
1.8V output: 50mV total output ripple and noise
ESR: 30mV
Capacitor ΔQ: 5mV
ESL: 15mV
For the 3.3V output:
E
S
R
≤
-----------Δ----V--------------
Ispk – Iout
=
--------0---.--0---6---0---------
10.73 – 2.5
=
7.3 m Ω
(EQ. 35)
The change in voltage due to the change in charge of the
output capacitor, ΔQ, determines how much capacitance is
required on the output.
C
≥
-(--I--s---p----k-----–----I--o----u----t--)----•----T----r
2 • ΔV
=
-(--1---0----.-7----3----–-----2---.--5----)---•-----2---.--3---3----×---1---0---–---6-
2 • 0.010
=
960 μ F
(EQ. 36)
ESL adds to the ripple and noise voltage in proportion to the
rate of change of current into the capacitor (V = L • di/dt).
L ≤ V------•----d----t
di
=
0----.-0----3---0-----•----2----0---0----×---1---0---–---9-
10.73
=
0.56 n H
(EQ. 37)
Capacitors having high capacitance usually do not have
sufficiently low ESL. High frequency capacitors such as
surface mount ceramic or film are connected in parallel with
the high capacitance capacitors to address the effects of
ESL. A combination of high frequency and high ripple
capability capacitors is used to achieve the desired overall
performance. The analysis of the 1.8V output is similar to
that of the 3.3V output and is omitted for brevity. Two
OSCON 4SEP560M (560µF) electrolytic capacitors and a
22µF X5R ceramic 1210 capacitor were selected for both the
3.3V and 1.8V outputs. The 4SEP560M electrolytic
capacitors are each rated at 4520mA ripple current and
13mΩ of ESR. The ripple current rating of just one of these
capacitors is adequate, but two are needed to meet the
minimum ESR and capacitance values.
The bias output is of such low power and current that it
places negligible stress on its filter capacitor. A single 0.1µF
ceramic capacitor was selected.
Control Loop Design
The major components of the feedback control loop are a
programmable shunt regulator, an opto-coupler, and the
inverting amplifier of the ISL6722A. The opto-coupler is used
to transfer the error signal across the isolation barrier. The
opto-coupler offers a convenient means to cross the
isolation barrier, but it adds complexity to the feedback
control loop. It adds a pole at about 10kHz and a significant
amount of gain variation due the current transfer ratio (CTR).
The CTR of the opto-coupler varies with initial tolerance,
temperature, forward current, and age.
A block diagram of the feedback control loop follows in
Figure 10.
PRIMARY SIDE AMPLIFIER
REF +
Z3
-
PWM
POWER
STAGE
VOUT
Z4
ERROR AMPLIFIER
ISOLATION
Z2
-
Z1
+ REF
FIGURE 10.
The loop compensation is placed around the Error Amplifier
(EA) on the secondary side of the converter. The primary
side amplifier located in the control IC is used as a unity gain
inverting amplifier and provides no loop compensation. A
Type 2 error amplifier configuration was selected as a
precaution in case operation in continuous mode should
occur at some operating point.
VOUT
VERROR
-
+ REF
FIGURE 11. TYPE 2 ERROR AMPLIFIER
Development of a small signal model for current mode
control is rather complex. The method of preference [1] was
selected for its ability to accurately predict loop behavior. To
further simplify the analysis, the converter will be modeled as
a single output supply with all of the output capacitance
reflected to the 3.3V output. Once the “single” output system
is compensated, adjustments to the compensation will be
required based on actual loop measurements.
The first parameter to determine is the peak current
feedback loop gain. Since this application is low power, a
resistor in series with the source of the power switching
MOSFET is used for the current feedback signal. For higher
power applications, a resistor would dissipate too much
power and current transformer would be used instead.
17
FN9237.1
July 11, 2007