82541ER_13 Datasheet, PDF (51/51 Pages) Intel Corporation – 82541ER Gigabit Ethernet Controller

82541ER Gigabit Ethernet Controller
1
82541ER Block Diagram ...................................................................................... 3
1
AC Test Loads for General Output Pins ............................................................. 23
2
PCI Clock Timing ................................................................................................ 23
3
PCI Bus Interface Output Timing Measurement ................................................. 24
4
PCI Bus Interface Input Timing Measurement Conditions.................................. 25
5
TVAL (max) Rising Edge Test Load ................................................................... 25
6
TVAL (max) Falling Edge Test Load................................................................... 26
7
TVAL (min) Test Load......................................................................................... 26
8
TVAL Test Load (PCI 5 V Signaling Environment) ............................................. 26
9
Link Interface Rise/Fall Timing ........................................................................... 27
10 82541ER Mechanical Specifications .................................................................. 29
11 196 PBGA Package Pad Detail .......................................................................... 30
12 Visual Pin Assignments ...................................................................................... 42
Datasheet
1