SA-1110 Datasheet, PDF (5/10 Pages) Intel Corporation – Intel-R StrongARM SA-1110 Microprocessor

SA-1110
required, the palette RAM may be bypassed and frame buffer data passes directly to the dither
logic. If 16-bit data is required, both the palette RAM and the dither logic are bypassed, and data is
sent directly to the LCD controller pins. The LCD controller supports both TFT and STN panels.
Serial port 0 on the SA-1110 implements the universal serial bus (USB) slave protocol, supporting
three endpoints operating at 12 Mbps, half duplex.
Serial port 1 on the SA-1110 implements universal asynchronous receiver-transmitter (UART) at a
baud rate up to 230 Kbps.
Serial port 2 on the SA-1110 provides logic to support infrared data (IrDA) at either 115 Kbps or 4
Mbps. The low-speed IrDA utilizes the HP-SIR^* standard, and the high-speed IrDA implements
the 4 PPM standard.
Serial port 3 on the SA-1110 is a UART channel operating from 56.24 bps to 230 Kbps. Modem
control signals may be implemented via the GPIO pins if required, but for maximum flexibility
these signals are not predefined.
Serial port 4 on the SA-1110 also implements a multimedia communications port or synchronous
serial port (MCP/SSP). These ports are traditionally used for interfacing to specific digital/analog
I/O devices such as codecs, keyboards, touchpads, audio and record/playback. If required, the
SA-1110 provides the user with an option to support both the MCP as well as SSP by dedicating
two GPIO pins to the SSP.
The MCP gluelessly interfaces to the Phillips UCB1200^*, which provides support for both audio
and telecom codecs as well as a touchpad interface and 10 general-purpose I/O pins. The SA-1110
contains two pairs of transmit and receive FIFOs to support the telecom and audio data. The
SA-1110 also provides two 21-bit data registers, one each for receive and transmit codec data. The
SSP logic interfaces to devices that support the National MicroWire^* protocol, the
Texas Instruments^* synchronous serial protocols, as well as a subset of the Motorola SPI^*
protocol. All of these protocols provide methods to interface to keyboard drivers, serial EPROMs,
ADC/DAC, as well as special-purpose devices such as voice record/playback. The SSP functions
as a master only, communicating to off-chip devices by driving a serial bit-rate clock ranging from
7.2 kHz to 1.8432 MHz, and supports data formats from 4 to 16 bits in length.
Intel^® StrongARM SA-1110 Test and Debug Support
The SA-1110 provides debug support via instruction and data breakpoints. These are user-
programmable and are implemented through the coprocessor instructions. In the case of an
instruction breakpoint, the user may halt the processor after execution of an instruction at a specific
address. The data breakpoint allows a user to halt on a specific data pattern as well as on the
reference address to that data pattern. There is a data breakpoint mask register that provides further
qualification on specific data.
The SA-1110 also provides a JTAG interface, which has been specifically targeted to provide
continuity checking for system designs. Supported instructions include EXTEST,
SAMPLE/PRELOAD, CLAMP, BYPASS, HIGH-Z, and IDCODE.
SA-1110 Brief Datasheet
5