English
Language : 

82562EP Datasheet, PDF (10/24 Pages) Intel Corporation – 82562EP 10/100 Mbps Platform LAN Connect (PLC)
82562EP — Networking Silicon
3.4
3.5
Clock Pins
Pin Name
X1
X2
Pin
Number
Type
C2
I
C1
O
Description
Crystal Input Clock. X1 and X2 can be driven by an external 25 MHz
crystal of 30 PPM or better. Otherwise, X1 is driven by an external metal-
oxide semiconductor (MOS) level 25 MHz oscillator when X2 is left
floating.
Crystal Output Clock. X1 and X2 can be driven by an external 25 MHz
crystal of 30 PPM or better.
Platform LAN Connect Interface Pins
Pin Name
Pin
Number
Type
Description
LAN_CLK
A4
O
LAN Connect Clock. The LAN Connect Clock is driven by the 82562EP
on two frequencies depending on operation speed. When the 82562EP is
in 100BASE-TX mode, LAN_CLK drives a 50 MHz clock. Otherwise,
LAN_CLK drives a 5 MHz clock for 10BASE-T. The LAN_CLK does not
stop during normal operation.
LAN_RSTSYNC B3
I
Reset/Synchronize. This is a multiplexed pin and is driven by the Media
Access Control (MAC) layer device. Its functions are:
• Reset. When this pin is asserted beyond one LAN Connect Clock
period, the 82562EP uses this signal as Reset. To ensure the
82562EP is reset, this signal should remain active for at least 500 µs.
• Synchronize. When this pin is activated synchronously for only one
LAN Connect Clock period, it is used to synchronize the MAC and
PHY on PLC word boundaries.
LAN_TXD[2:0] B1
I
B2
A2
LAN Connect Transmit Data. The PLC transmit pins are used to
transfer data from the MAC device to the 82562EP. These pins are used
to move transmitted data and real time control and management data.
They also transmit out of band control data from the MAC to the PHY.
These pins should be fully synchronous to LAN_CLK.
LAN_RXD[2:0] A5
O
LAN Connect Receive Data. The PLC receive pins are used to transfer
A6
data from the 82562EP to the MAC device. These pins are used to move
received data and real time control and management data. They also
B6
move out of band control data from the PHY to the MAC. These pins are
synchronous to LAN_CLK.
6
Datasheet