IA59032 Datasheet, PDF (14/17 Pages) InnovASIC, Inc – 32-Bit High Speed Microprocessor Slice

IA59032
32-Bit High Speed Microprocessor Slice
Page 14 of 17
Data Sheet
SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT:
CP
Input
A,B Source Address
B Destination Address
D(31:0)
Cn
I(2:0)
I(5:3)
I(8:6)
RAM0,31 and Q0, 31
Set up before Hold after
H to L
H to L
Set up before Hold after
L to H
L to H
20
1 (note 3)
53 (note 4) 0
10
Do not change (note 2)
0
--
--
20
--
--
--
22
0
--
--
28
0
--
--
30
0
7
Do not change (note 2)
0
--
--
7
3
UNITS
ns
*Notes :
1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.
2) The phrase “Do Not Change”indicates that certain signals must remain LOW for the duration of the
clock LOW time. Otherwise, erroneous operation may be the result.
3) Prior to clock HIGH to LOW transition, source addresses must be stable to allow time for the
source data to be set up before the latch closes. After this transition the 'A' address may be changed. If it
is not being used as a destination, the B address may also be changed. If it is being used as a destination,
the B address must remain stable during the clock LOW period.
4) Set-up time before HIGH to LOW included here.
Copyright © 2000
innovASIC
[_________The End of Obsolescence™