English
Language : 

ICE3B0365J Datasheet, PDF (5/26 Pages) Infineon Technologies AG – Off-Line SMPS Current Mode Controller with integrated 650V Startup Cell/Depletion CoolMOS™
CoolSET™-F3
ICE3Bxx65J
1 Pin Configuration and Functionality
1.1 Pin Configuration with PG-DIP-8-6
1.2
Pin Functionality
Pin Symbol Function
1
SoftS Soft-Start
2
FB Feedback
3
CS Current Sense/
650V1) Depl. CoolMOS™ Source
4
Drain 650V1) Depl. CoolMOS™ Drain
5
Drain 650V1) Depl. CoolMOS™ Drain
6
N.C. Not Connected
7
VCC Controller Supply Voltage
8
GND Controller Ground
1) at Tj = 110°C
SoftS (Soft Start, Auto Restart & Frequency
Jittering Control)
The SoftS pin combines the function of Soft Start
during Start Up and error detection for Auto Restart
Mode. These functions are implemented and can be
adjusted by means of an external capacitor at SoftS to
ground. This capacitor also provides an adjustable
blanking window for high load jumps, before the IC
enters into Auto Restart Mode. Furthermore this pin is
also used to control the period of frequency jittering
during normal load.
FB (Feedback)
The information about the regulation is provided by the
FB Pin to the internal Protection Unit and to the internal
PWM-Comparator to control the duty cycle. The FB-
Signal controls in case of light load the Active Burst
Mode of the controller.
Package PG-DIP-8-6
SoftS
1
8 GND
CS (Current Sense)
The Current Sense pin senses the voltage developed
on the series resistor inserted in the source of the
integrated Depl. CoolMOS™. If CS reaches the internal
threshold of the Current Limit Comparator, the Driver
output is immediately switched off. Furthermore the
current information is provided for the PWM-
Comparator to realize the Current Mode.
FB 2
Drain (Drain of integrated Depl. CoolMOS™)
Pin Drain is the connection to the Drain of the internal
7
VCC
Depl. CoolMOSTM.
CS 3
VCC (Power supply)
6
N.C
The VCC pin is the positive supply of the IC. The
operating range is between 10.3V and 26V.
Drain 4
GND (Ground)
5
Drain
The GND pin is the ground of the controller.
Figure 1 Pin Configuration PG-DIP-8-6(top view)
Note: Pin 4 and 5 are shorted within the DIP
package.
Version 2.3
5
8 May 2006