English
Language : 

SAL-XC866 Datasheet, PDF (40/113 Pages) Infineon Technologies AG – 8-Bit Single-Chip Microcontroller
SAL-XC866
Functional Description
Table 11 CCU6 Register Overview (cont’d)
Addr Register Name
Bit
76543210
FFH
CCU6_TRPCTRH
Reset: 00H
Trap Control Register High
RMAP = 0, Page 3
9AH
CCU6_MCMOUTL
Reset: 00H
Multi-Channel Mode Output Register
Low
9BH
CCU6_MCMOUTH
Reset: 00H
Multi-Channel Mode Output Register
High
9CH
CCU6_ISL
Reset: 00H
Capture/Compare Interrupt Status
Register Low
9DH
CCU6_ISH
Reset: 00H
Capture/Compare Interrupt Status
Register High
9EH
CCU6_PISEL0L
Reset: 00H
Port Input Select Register 0 Low
9FH
CCU6_PISEL0H
Reset: 00H
Port Input Select Register 0 High
A4H
CCU6_PISEL2
Reset: 00H
Port Input Select Register 2
FAH
CCU6_T12L
Reset: 00H
Timer T12 Counter Register Low
FBH
CCU6_T12H
Reset: 00H
Timer T12 Counter Register High
FCH
CCU6_T13L
Reset: 00H
Timer T13 Counter Register Low
FDH
CCU6_T13H
Reset: 00H
Timer T13 Counter Register High
FEH
CCU6_CMPSTATL
Reset: 00H
Compare State Register Low
FFH
CCU6_CMPSTATH
Reset: 00H
Compare State Register High
Bit Field
Type
Bit Field
Type
Bit Field
Type
Bit Field
Type
Bit Field
Type
Bit Field
Type
Bit Field
Type
Bit Field
Type
Bit Field
Type
Bit Field
Type
Bit Field
Type
Bit Field
Type
Bit Field
Type
Bit Field
Type
TRPPE TRPEN
N
13
rw
rw
TRPEN
rw
0
R
MCMP
r
rh
0
rh
CURH
EXPH
r
rh
rh
T12PM T12OM ICC62F ICC62 ICC61F ICC61 ICC60F ICC60
R
R
R
rh
rh
rh
rh
rh
rh
rh
rh
STR IDLE WHE CHE TRPS TRPF T13PM T13CM
rh
rh
ISTRP
rw
IST12HR
rh
rh
ISCC62
rw
ISPOS2
rh
rh
ISCC61
rw
ISPOS1
rh
rh
ISCC60
rw
ISPOS0
rw
0
r
T13IM
rwh
CC63
ST
rh
COUT
63PS
rwh
rw
rw
0
r
T12CVL
rwh
T12CVH
rwh
T13CVL
rwh
T13CVH
rwh
CCPO CCPO CCPO CC62
S2
S1
S0
ST
rh
rh
rh
rh
COUT CC62 COUT CC61
62PS PS 61PS PS
rwh rwh rwh rwh
rw
IST13HR
rw
CC61
ST
rh
COUT
60PS
rwh
CC60
ST
rh
CC60
PS
rwh
The SSC SFRs can be accessed in the standard memory area (RMAP = 0).
Table 12 SSC Register Overview
Addr Register Name
Bit
76543210
RMAP = 0
A9H
SSC_PISEL
Reset: 00H Bit Field
Port Input Select Register
Type
0
CIS SIS MIS
r
rw
rw
rw
AAH
SSC_CONL
Reset: 00H Bit Field
LB
PO PH HB
BM
Control Register Low
Type
rw
rw
rw
rw
rw
Programming Mode
Operating Mode
Bit Field
0
BC
Type
r
rh
Data Sheet
36
V1.1, 2012-12