English
Language : 

ICSSSTVA16859C Datasheet, PDF (9/10 Pages) Integrated Device Technology – DDR 13-Bit to 26-Bit Registered Buffer
ICSSSTVA16859C
N
INDEX
AREA
12
D
c
L
E1 E
a
A2
A
A1
-C-
e
b
SEATING
PLANE
aaa C
6.10 mm. Body, 0.50 mm. pitch TSSOP
(240 mil)
(0.020 mil)
In Millimeters
In Inches
SYMBOL COMMON DIMENSIONS COMMON DIMENSIONS
MIN
MAX
MIN
MAX
A
--
1.20
--
.047
A1
0.05
0.15
.002
.006
A2
0.80
1.05
.032
.041
b
0.17
0.27
.007
.011
c
0.09
0.20
.0035
.008
D
SEE VARIATIONS
SEE VARIATIONS
E
8.10 BASIC
0.319 BASIC
E1
6.00
6.20
.236
.244
e
0.50 BASIC
0.020 BASIC
L
0.45
0.75
.018
.030
N
SEE VARIATIONS
SEE VARIATIONS
α
0°
8°
0°
8°
aaa
--
0.10
--
.004
VARIATIONS
N
D mm.
MIN
MAX
64
16.90
17.10
Ref erence Doc.: JEDEC Publication 95, M O-153
10 -0 0 3 9
D (inch)
MIN
MAX
.665
.673
Ordering Information
ICSSSTVA16859CGLF-T
Example:
ICS XXXX y G - PPP LF - T
1114A—05/26/05
Designation for tape and reel packaging
RoHS Compliant (Optional)
Pattern Number (2 or 3 digit number for parts with ROM code patterns)
Package Type
G = TSSOP
Revision Designator (will not correlate with datasheet revision)
Device Type
Prefix
ICS, AV = Standard Device
9