92HD66C Datasheet, PDF (73/291 Pages) Integrated Device Technology – SIX CHANNEL HD AUDIO CODECS

92HD66C
SIX CHANNEL HD AUDIO CODECS WITH DUAL CAPLESS HEADPHONE AMPLIFIERS
Field Name
DACClkDelay
Bits
R/W
0
RW
Delay DAC clock.
Default
0h
Reset
POR
6.7.23. AFG (NID = 01h): PortUse
Reg Byte 4 (Bits 31:24) Byte 3 (Bits 23:16) Byte 2 (Bits 15:8)
Set
Get
FC000h
Byte 1 (Bits 7:0)
7C0h
Field Name
Rsvd2
Mono
PortF
PortE
Rsvd1
PortC
PortB
PortA
Bits
R/W
Default
Reset
31:7
R
0000000h
N/A (Hard-coded)
Reserved.
6
RW
1h
POR
1=power down port if not input or output enabled, 0=do not force power down
based on input or output enable
5
RW
1h
POR
1=power down port if not input or output enabled, 0=do not force power down
based on input or output enable
4
RW
1h
POR
1=power down port if not input or output enabled, 0=do not force power down
based on input or output enable (Available only on 48-pin versions)
3
R
0h
N/A (Hard-coded)
Reserved.
2
RW
1h
POR
1=power down port if not input or output enabled, 0=do not force power down
based on input or output enable
1
RW
1h
POR
1=power down port if not input or output enabled, 0=do not force power down
based on input or output enable
0
RW
1h
POR
1=power down port if not input or output enabled, 0=do not force power down
based on input or output enable.
IDT CONFIDENTIAL
73
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V 1.0 2/12
92HD66C